EEWORLDEEWORLDEEWORLD

Part Number

Search

DEPS09P0MTXLF

Description
D Subminiature Connector, 9 Contact(s), Male, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size176KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

DEPS09P0MTXLF Overview

D Subminiature Connector, 9 Contact(s), Male, Solder Terminal, LEAD FREE

DEPS09P0MTXLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeD SUBMINIATURE CONNECTOR
Contact to complete cooperationGOLD (8) OVER NICKEL
Contact completed and terminatedGOLD (8) OVER NICKEL
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
insulator materialPOLYETHYLENE
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberDP
Mixed contactsNO
OptionsGENERAL PURPOSE
Shell surfaceTIN/ZINC CHROMIUM
Shell materialSTEEL
Housing size1/E
Termination typeSOLDER
Total number of contacts9
UL Flammability Code94V-0
FEMALE SCREW LOCK
EXTERNAL THREAD
INTERNAL THREAD
8630-01
8630-01A
8630-01B
ORD-CODE
M3
M3
4-40 UNC 2A
EXTERNAL
THREAD
M3
4-40 UNC 2
4-40 UNC 2B
INTERNAL
THREAD
UNC 4-40,2B
THREAD
UNC 4-40,2B
THREAD
C-DSUB-0068
6
PDM: Rev:G
STATUS:
Released
Printed: Aug 23, 2006
.
LD4 Please advise?
LD4 Please advise?...
leizhitong FPGA/CPLD
AD620 Instrumentation Amplifier Instructions for Use
Author: Huang Kai (2002-05-05) , Recommended: Xu Yeliang (2002-05-25) . AD620 Instrumentation Amplifier Instructions for Use In general signal amplification applications, only a differential amplifier...
fighting Analog electronics
Component diagram of the DS2438 chip in Altium Designer simulation
DS2438 is a battery monitoring chip with widespread application. However, I need to use DS2438 to simulate battery-related information. When I use Altium Designer to draw the circuit diagram, I cannot...
yk1074 PCB Design
Some questions about instruction cache and data cache
I want to ask, in general RISC processors, the instruction memory and data memory are separate. So in the instruction fetch stage, the instruction is taken from the instruction cache and the result is...
cscl FPGA/CPLD
FPGA Electronic Courseware
[i=s] This post was last edited by Qingchengshanxia on 2014-10-6 20:18 [/i] FPGA Electronic Courseware...
青城山下 FPGA/CPLD
Low-level development program
There is a device address: 60.214.117.229 Open port: 10001 This device complies with DL/T-645 protocol. Please use C++ to write a small program to read its data....
mr.luoli Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2713  1060  1417  936  2900  55  22  29  19  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号