531MB51M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB51M0000BGR

531MB51M0000BGR: DescriptionLVPECL Output Clock Oscillator, 51MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB51M0000BGR Overview

LVPECL Output Clock Oscillator, 51MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB51M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	51 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

A stepper motor and its driving principle circuit diagram

Light control circuit with increasing and decreasing number of lights on

Coded anti-theft alarm circuit

DC converter output voltage setting method Positive output voltage condition circuit diagram

YYH encoding circuit

Small FM transmitter circuit

MBUS front-end protection: Have you ever worked on MBUS slave? I want to ask, when doing EMC test on MBUS, for surge, should I do power supply or communication data?...; zhuzd Power technology

Real money to buy all kinds of source code! !!: I am buying the source code of the currently formed software products! Welcome programmers who have these things to contact me! To ensure that the code is compiled and the documentation is complete, t...; xuesong999 Embedded System

KiCad Simplified Chinese Manual: [i=s]This post was last edited by taotieren on 2019-12-18 10:18[/i]This content is originally created by EEWORLD forum user taotieren . If you want to reprint or use it for commercial purposes, you mu...; taotieren Download Centre

The AD of DSP chip is 24 bits: Is there any DSP chip with 24-bit AD?...; 木子烦心 DSP and ARM Processors

When the pull-up and pull-down resistors are not turned on, it is in floating mode. What is the principle that may cause high power consumption?: When the pull-up and pull-down resistors are not turned on, it is in floating mode and the pin voltage is uncertain. The pin voltage in this mode will change from time to time, which may cause high po...; 一沙一世 stm32/stm8

Compensation of unbalanced and nonlinear loads by active filter on the DC side of inverter: Compensation of unbalanced and nonlinear loads by active filter on the DC side of inverterAbstract: An inverter DC side active filter system is introduced. This system is effective in eliminating puls...; zbz0529 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components