ACHL-400KHZ-E-H-Q25 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ACHL-400KHZ-E-H-Q25

ACHL-400KHZ-E-H-Q25: DescriptionHCMOS/TTL Output Clock Oscillator, 0.4MHz Nom, ROHS COMPLIANT, DIP-8/4; CategoryPassive components oscillator; File Size614KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ACHL-400KHZ-E-H-Q25 Overview

HCMOS/TTL Output Clock Oscillator, 0.4MHz Nom, ROHS COMPLIANT, DIP-8/4

ACHL-400KHZ-E-H-Q25 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
package instruction	ROHS COMPLIANT, DIP-8/4
Reach Compliance Code	compliant
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	35%
Manufacturer's serial number	ACHL
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	0.4 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	HCMOS/TTL
Output load	10 TTL, 15 pF
physical size	13.2mm x 13.2mm x 5.5mm
longest rise time	10 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

HALF SIZE DIP LOW VOLTAGE 3.3VHCMOS/TTL

COMPATIBLE CRYSTAL CLOCK OSCILLATOR

ACHL Series

RoHS

Compliant

13.2 x 13.2 x 5.5mm

| | | | | | | | | | | | | | |

FEATURES:

• Tri-state Enable/Disable option.

• Low supply voltage.

• HCMOS and TTL compatible.

• Tight symmetry option.

APPLICATIONS:

• Clock signal sources for digital chips and microprocessors.

• Low power applications.

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency:

Operating temperature:

Storage temperature:

Overall frequency stability*:

Supply voltage (Vdd):

Input current:

Symmetry:

Rise and Fall Times (Tr/Tf):

Output load:

Output Voltage:

Tri State Function:

Output Disable/ Enable time:

Start-up-time:

ACHL Series

400kHz to 160MHz

0°C to +70°C (see options)

- 55°C to + 125°C

± 100ppm max. (see options)

3.3Vdc ± 10%

See Table 1

40/60% max. (see option)

See Table 1

10 TTL or 15 pF (see options)

VOH = 0.9 * Vdd min.

VOL = 0.1* Vdd max.

"1" (VIH >= 4.5 Vdc) or open: Oscillation

"0" (VIL < 0.5V): Hi Z

100 ns max. (for Option "-A" ONLY)

10 ms max

Table 1

MH z

400.000kHz≤F<24.999MHz

25.000Hz≤F<100.000MHz

100.000kHz≤F<160.000MHz

Rise/Fall time

* Overall frequency stability includes initial tolerance, temperature stability, and aging.

OPTIONS & PART IDENTIFICATION:

(Left blank if standard)

ACHL - Frequency -

- -

Temperature Options

0°C to +50°C

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

Symmetry Options

45/55%@1/2Vdd

Tristate Enable Funct

Tristate Function

Value Added Option

Gull Wing

Q30

0.30(7.62)

Q25

0.25(6.35)

Q20

0.20(5.08)

Q15

0.15(3.81)

Q10

0.10(2.54)

Freq. Stability

±20 ppm max.

±25 ppm max.

±30 ppm max.

±35 ppm max.

±50 ppm max.

Load Drive

30pF

50pF

*Temp option I, D, and E only

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 12.05.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Temp-Flex TwinMax high temperature resistant, low loss twinaxial cable, did you know?

LB1475 (video recorder) two-wire wired remote control circuit

ISD2560 cascade recording and playback 3min voice circuit

Audio power amplifier circuit with treble and bass control

555 optical fiber connected audio circuit

EEWorld Forum Spring Festival Holiday Duty Schedule: Thank you netizens for your support for EEWorld over the past year! The EEWorld Forum will be open as usual during the Spring Festival. Netizens are welcome to celebrate the Spring Festival and share ...; okhxyyo Suggestions & Announcements

Problems with link layer primitive SYNCp in sata protocol: The link layer has this rule: if SYNCp appears after SOF but before EOF, then the frame is considered to be over, and both parties enter IDLE and wait for the next frame. Question: Under what circumst...; zombes FPGA/CPLD

Read it every day and see what happens?: [font=楷体_GB2312][size=4]1. Don't underestimate anyone. 2. You don't have that many audiences, don't be so tired. 3. Be gentle to people and things. Don't lose your temper casually, no one owes you any...; lixiaohai8211 Talking

High-performance Chinese digital speech recognition algorithm (2): 2 Recognition Algorithm Experiments show that MDSR recognition errors are concentrated in a few pairs of easily confused speech sounds [1]. Therefore, this paper adopts a two-level recognition framewo...; DSP and ARM Processors

Learn from others - Let's take a look at the circuit diagrams and PCBs in various power supply designs!: We can learn a lot from others' works. In this issue of power supply sharing, let's take a look at other people's design circuit diagrams and PCBs! Let's see how others design, explore what is a good ...; okhxyyo Power technology

Information about EMI/EMC: There is no dedicated EMI section, so I will post it here first....; YYF2008 Analog electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components