EEWORLDEEWORLDEEWORLD

Part Number

Search

DAC312BIHR

Description
IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HERMETIC SEALED, CERDIP-20, Digital to Analog Converter
CategoryAnalog mixed-signal IC    converter   
File Size268KB,14 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric Compare View All

DAC312BIHR Overview

IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HERMETIC SEALED, CERDIP-20, Digital to Analog Converter

DAC312BIHR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerADI
Parts packaging codeDIP
package instructionHERMETIC SEALED, CERDIP-20
Contacts20
Reach Compliance Codecompliant
Converter typeD/A CONVERTER
Enter bit codeBINARY
Input formatPARALLEL, WORD
JESD-30 codeR-GDIP-T20
JESD-609 codee0
Maximum linear error (EL)0.05%
Nominal negative supply voltage-15 V
Number of digits12
Number of functions1
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height5.08 mm
Nominal settling time (tstl)0.25 µs
Maximum slew rate18 mA
Nominal supply voltage15 V
surface mountNO
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
a
FEATURES
Differential Nonlinearity: 1/2 LSB
Nonlinearity: 0.05%
Fast Settling Time: 250 ns
High Compliance: –5 V to +10 V
Differential Outputs: 0 to 4 mA
Guaranteed Monotonicity: 12 Bits
Low Full-Scale Tempco: 10 ppm/ C
Circuit Interface to TTL, CMOS, ECL, PMOS/NMOS
Low Power Consumption: 225 mW
Industry Standard AM6012 Pinout
Available In Die Form
GENERAL DESCRIPTION
12-Bit High Speed Multiplying
D/A Converter
DAC312
PIN CONNECTIONS
20-Pin Hermetic DIP (R-Suffix),
20-Pin Plastic DIP (P-Suffix),
20-Pin SOL (S-Suffix)
The DAC312 series of 12-bit multiplying digital-to-analog con-
verters provide high speed with guaranteed performance to
0.012% differential nonlinearity over the full commercial oper-
ating temperature range.
The DAC312 combines a 9-bit master D/A converter with a
3-bit (MSBs) segment generator to form an accurate 12-bit D/A
converter at low cost. This technique guarantees a very uniform
step size (up to
±
1/2 LSB from the ideal), monotonicity to
12-bits and integral nonlinearity to 0.05% at its differential cur-
rent outputs. In order to provide the same performance with a
12-bit R-2R ladder design, an integral nonlinearity over tem-
perature of 1/2 LSB (0.012%) would be required.
The 250 ns settling time with low glitch energy and low power
consumption are achieved by careful attention to the circuit de-
sign and stringent process controls. Direct interface with all
popular logic families is achieved through the logic threshold
terminal.
High compliance and low drift characteristics (as low as
10 ppm/°C) are also features of the DAC312 along with an ex-
cellent power supply rejection ratio of
±
.001% FS/%∆V. Oper-
ating over a power supply range of +5/–11 V to
±
18 V the
device consumes 225 mW at the lower supply voltages with an
absolute maximum dissipation of 375 mW at the higher supply
levels.
With their guaranteed specifications, single chip reliability and
low cost, the DAC312 device makes excellent building blocks
for A/D converters, data acquisition systems, video display driv-
ers, programmable test equipment and other applications where
low power consumption and complete input/output versatility
are required.
FUNCTIONAL BLOCK DIAGRAM
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
© Analog Devices, Inc., 1996
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703

DAC312BIHR Related Products

DAC312BIHR DAC312FRZ DAC312ER/883 DAC312HR DAC312GBC DAC312N DAC312G DAC312BIER DAC312BIFR
Description IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HERMETIC SEALED, CERDIP-20, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HREMETIC SEALED, CERDIP-20, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HREMETIC SEALED, CERDIP-20, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HERMETIC SEALED, CERDIP-20, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, UUC20, 3.58 X 2.44 MM, DIE-20, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, UUC16, DIE-16, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, UUC16, DIE-16, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HERMETIC SEALED, CERDIP-20, Digital to Analog Converter IC PARALLEL, WORD INPUT LOADING, 0.25 us SETTLING TIME, 12-BIT DAC, CDIP20, HERMETIC SEALED, CERDIP-20, Digital to Analog Converter
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code DIP DIP DIP DIP DIE DIE DIE DIP DIP
package instruction HERMETIC SEALED, CERDIP-20 HREMETIC SEALED, CERDIP-20 HREMETIC SEALED, CERDIP-20 HERMETIC SEALED, CERDIP-20 3.58 X 2.44 MM, DIE-20 DIE-16 DIE-16 HERMETIC SEALED, CERDIP-20 HERMETIC SEALED, CERDIP-20
Contacts 20 20 20 20 20 16 16 20 20
Reach Compliance Code compliant unknown compliant unknown not_compliant compliant compliant compliant compliant
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER
Enter bit code BINARY BINARY, OFFSET BINARY, 2\'S COMPLEMENT BINARY BINARY, OFFSET BINARY, 2\'S COMPLEMENT BINARY BINARY BINARY, OFFSET BINARY, 2'S COMPLEMENT BINARY BINARY, OFFSET BINARY, 2'S COMPLEMENT BINARY BINARY, OFFSET BINARY, 2\'S COMPLEMENT BINARY BINARY BINARY
Input format PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD PARALLEL, WORD
JESD-30 code R-GDIP-T20 R-GDIP-T20 R-GDIP-T20 R-GDIP-T20 R-XUUC-N20 X-XUUC-N16 X-XUUC-N16 R-GDIP-T20 R-GDIP-T20
JESD-609 code e0 e3 e0 e0 e0 e0 e0 e0 e0
Maximum linear error (EL) 0.05% 0.05% 0.05% 0.05% 0.05% 0.05% 0.05% 0.05% 0.05%
Nominal negative supply voltage -15 V -15 V -15 V -15 V -15 V -15 V -15 V -15 V -15 V
Number of digits 12 12 12 12 12 12 12 12 12
Number of functions 1 1 1 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 16 16 20 20
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED UNSPECIFIED UNSPECIFIED UNSPECIFIED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code DIP DIP DIP DIP DIE DIE DIE DIP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR UNSPECIFIED UNSPECIFIED RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE UNCASED CHIP UNCASED CHIP UNCASED CHIP IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 220 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Nominal settling time (tstl) 0.25 µs 0.25 µs 0.25 µs 0.25 µs 0.25 µs 0.25 µs 0.25 µs 0.25 µs 0.25 µs
Nominal supply voltage 15 V 15 V 15 V 15 V 15 V 15 V 15 V 15 V 15 V
surface mount NO NO NO NO YES YES YES NO NO
Terminal surface TIN LEAD TIN TIN LEAD Tin/Lead (Sn/Pb) TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE NO LEAD NO LEAD NO LEAD THROUGH-HOLE THROUGH-HOLE
Terminal location DUAL DUAL DUAL DUAL UPPER UPPER UPPER DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 30 NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Maker ADI ADI ADI ADI ADI - ADI ADI ADI
Maximum operating temperature 85 °C 85 °C 125 °C 85 °C 25 °C - - 70 °C 85 °C
Minimum operating temperature -40 °C -40 °C -55 °C -40 °C 25 °C - - - -40 °C
Maximum seat height 5.08 mm 5.08 mm 5.08 mm 5.08 mm - - - 5.08 mm 5.08 mm
Maximum slew rate 18 mA - - 18 mA 18 mA - - 18 mA 18 mA
Temperature level INDUSTRIAL INDUSTRIAL MILITARY INDUSTRIAL OTHER - - COMMERCIAL INDUSTRIAL
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm - - - 2.54 mm 2.54 mm
width 7.62 mm 7.62 mm 7.62 mm 7.62 mm - - - 7.62 mm 7.62 mm
Maximum analog output voltage - 10 V 10 V 10 V 10 V 10 V 10 V - -
Minimum analog output voltage - -5 V -5 V -5 V -5 V -5 V -5 V - -
Base Number Matches - 1 1 1 1 1 - - -
Basic usage of struct and union
I saw a very good article on the Internet that introduced structures, so I would like to share it with you. Using structures well can make your program more concise and organized.Structures and unions...
shower.xu Microcontroller MCU
Can anyone give me some guidance on dsPIC30f6010A ADC multi-channel sampling?
Now I need a total of 6 AD sampling channels, three of which are current sampling channels that must be sampled simultaneously. How should I use the AD module?...
张锋 Microchip MCU
The digital filter in DSP is like this
A digital filter is an algorithm or device composed of a digital multiplier, an adder, and a delay unit. The function of a digital filter is to process the digital code of the input discrete signal in...
Jacktang DSP and ARM Processors
Please help me find the program of FPGA controlling LCD 1602
: This program is written in VHDL. Here is the program: LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY LC IS PORT(RS,RW:OUT STD_LOGIC; ENA:OUT STD_LOGIC; CLK:IN STD...
crystal3379 Embedded System
Strong 51 MCU knowledge is essential for the competition
[i=s] This post was last edited by paulhyde on 2014-9-15 09:24 [/i] Strong 51 MCU knowledge is required for the competition...
woshishiyanshj Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1743  682  829  518  1671  36  14  17  11  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号