EEWORLDEEWORLDEEWORLD

Part Number

Search

PC7457MGU500NC

Description
RISC Microprocessor, 32-Bit, 500MHz, CMOS, CBGA483, 29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-483
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size917KB,60 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

PC7457MGU500NC Overview

RISC Microprocessor, 32-Bit, 500MHz, CMOS, CBGA483, 29 X 29 MM, 3.22 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-483

PC7457MGU500NC Parametric

Parameter NameAttribute value
MakerAtmel (Microchip)
Parts packaging codeBGA
package instructionBGA,
Contacts483
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresALSO OPERATES AT 1.3V SUPPLY
Address bus width36
bit size32
boundary scanYES
maximum clock frequency167 MHz
External data bus width64
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CBGA-B483
length29 mm
low power modeYES
Number of terminals483
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Certification statusNot Qualified
Maximum seat height3.2 mm
speed500 MHz
Maximum supply voltage1.15 V
Minimum supply voltage1.05 V
Nominal supply voltage1.1 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width29 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Features
3000 Dhrystone 2.1 MIPS at 1.3 GHz
Selectable Bus Clock (30 CPU Bus Dividers up to 28x)
13 Selectable Core-to-L3 Frequency Divisors
Selectable MPx/60x Interface Voltage (1.8V, 2.5V)
Selectable L3 Interface of 1.8V or 2.5V
P
D
Typical 12.6W at 1 GHz at V
DD
= 1.3V; 8.3W at 1 GHz at V
DD
= 1.1V, Full Operating
Conditions
Nap, Doze and Sleep Modes for Power Saving
Superscalar (Four Instructions Fetched Per Clock Cycle)
4 GB Direct Addressing Range
Virtual Memory: 4 Hexabytes (2
52
)
64-bit Data and 36-bit Address Bus Interface
Integrated L1: 36 KB Instruction and 32 KB Data Cache
Integrated L2: 512 KB
11 Independent Execution Units and Three Register Files
Write-back and Write-through Operations
f
INT
Max = 1 GHz (1.2 GHz to be Confirmed)
f
BUS
Max = 133 MHz/166 MHz
PowerPC 7457
RISC
Microprocessor
PC7457
Description
The PC7457 is implementations of the PowerPC
®
microprocessor family of reduced
instruction set computer (RISC) microprocessors. This document describes pertinent
electrical and physical characteristics of the PC7457.
The PC7457 is the fourth implementation of the fourth generation (G4) microproces-
sors from Freescale. The PC7457 implements the full PowerPC 32-bit architecture
and is targeted at networking and computing systems applications. The PC7457 con-
sists of a processor core, a 512 Kbyte L2, and an internal L3 tag and controller which
support a glueless backside L3 cache through a dedicated high-bandwidth interface.
The core is a high-performance superscalar design supporting a double-precision
floating-point unit and a SIMD multimedia unit. The memory storage subsystem sup-
ports the MPX bus interface to main memory and other system resources. The L3
interface supports 1, 2, or 4M bytes of external SRAM for L3 cache and/or private
memory data. For systems implementing 4M bytes of SRAM, a maximum of 2M bytes
may be used as cache; the remaining 2M bytes must be private memory.
Note that the PC7457 is a footprint-compatible, drop-in replacement in a PC7455
application if the core power supply is 1.3V.
Rev. 5345D–HIREL–07/06
[Xingkong Board Python Programming Learning Main Control Board] Unboxing Report
[Xingkong Board Python Programming Learning Main Control Board] Unboxing Report First of all, I sincerely thank eeword and DFRobot for giving me the opportunity to participate in the evaluation of "DF...
宜城龙山 Embedded System
[MPS Mall Big Offer Experience Season] Unboxing
I took advantage of the event to buy a few boost chips for testing, and also bought the official inductor. The event was well received!...
hbeneth Power technology
[Xingkong Board Python Programming Learning Main Control Board] Evaluation 4. Initial exploration of the development board: Introduction to the WEB server
[i=s]This post was last edited by Tianyiwuzui on 2022-11-13 20:29[/i]In the previous review, we briefly introduced the four connection methods of the Xingkong board. This review article will introduce...
天意无罪 Embedded System
[RTT & Renesas ultra-low power MCU RA2L1 development board] Evaluation of DAC module introduction and test
DAC module introduction Refer to the chapter 31. 12-Bit D/A Converter (DAC12) in Renesas RA2L1 Group User's Manual: Hardware feature12-bit op amp, 1 channel. Can be started by ELC control. ADC12 can c...
qinyunti Renesas Electronics MCUs
【Infineon XENSIV PAS CO2 sensor】Reading test
[i=s]This post was last edited by Unseen on 2022-11-13 14:03[/i]Regarding the parameters of the sensor, the post by netizen: Qintian qintian0303 has already explained it very well. You can go to his p...
未见 Sensor
Disassembly of the Anlixin T12 soldering station to see the domestic chips in the domestic soldering station
[i=s]This post was last edited by littleshrimp on 2022-11-13 17:24[/i]I disassembled an Ericsson T12 soldering station. I bought their T12 soldering iron core before. It is durable and has been burned...
littleshrimp Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2212  2042  1888  2879  2022  45  42  39  58  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号