531MB557M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB557M000DGR

531MB557M000DGR: DescriptionLVPECL Output Clock Oscillator, 557MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB557M000DGR Overview

LVPECL Output Clock Oscillator, 557MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB557M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	557 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Message controller that replaces phone ringtones with voice

SL323 level drive display circuit and pin arrangement

One of the lighting delay-off circuits using thyristors

Zhongyi brand BCD-215 refrigerator circuit

DAC1210 and PC interface circuit

Long delay circuit composed of 555 integrated circuit

MSP430G2553 controls LED light flashing: #includemain( void ) { double i; // Stop watchdog timer to prevent time out reset WDTCTL = WDTPW + WDTHOLD; P1DIR |=BIT6+BIT0; //Set p1.6 and p1.0 as output terminals P1OUT |=BIT6+BIT0; //Set p1,6 and...; 曲尽，莫分離 Microcontroller MCU

Information security direction, design software CPU: The software simulation of automata is used in encryption and decryption. The idea this time is to use it for authentication. At the same time, if encryption algorithms can be implemented with hardwar...; eeq619 Embedded System

LOTO Practice [Dry Goods] 4 Unexpected Interference of Infrared Sensors osc802: The last project I wrote was about the function of detecting falling objects.The waveform amplitude became smaller due to the change in the installation distance on site, so I had to use a voltage com...; LOTO2018 Analog electronics

【GD32-colibri-F350RX】+USART to realize serial data communication: In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...; anger0925 GD32 MCU

FPGA Design and Application Books: Free book downloads available...; eeleader FPGA/CPLD

Moderator: NVIC_SystemReset() does not reset the system: I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...; zhang67766 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components