EEWORLDEEWORLDEEWORLD

Part Number

Search

MIP7965-668F24I

Description
Microprocessor, 64-Bit, 668MHz, CMOS, CQFP208, 1.120 X 1.120 INCH, INVERTED, CERAMIC, QFP-208
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size311KB,18 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric Compare View All

MIP7965-668F24I Overview

Microprocessor, 64-Bit, 668MHz, CMOS, CQFP208, 1.120 X 1.120 INCH, INVERTED, CERAMIC, QFP-208

MIP7965-668F24I Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeQFP
package instructionFQFP,
Contacts208
Reach Compliance Codeunknown
ECCN code3A001.A.3
Other featuresALSO REQUIRES 2.5V OR 3.3V SUPPLY
Address bus width
bit size64
boundary scanYES
maximum clock frequency133 MHz
External data bus width
FormatFLOATING POINT
Integrated cacheYES
JESD-30 codeS-CQFP-G208
length28.448 mm
low power modeNO
Number of terminals208
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeFQFP
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
Certification statusNot Qualified
Maximum seat height3.531 mm
speed668 MHz
Maximum supply voltage1.35 V
Minimum supply voltage1.25 V
Nominal supply voltage1.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width28.448 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR
Standard Products
MIP 7965
64-Bit Superscaler Microprocessor
October 01, 2010
www.aeroflex.com/Avionics
FEATURES
Upscreened PMC-Sierra RM7965
Military and Industrial Grades Available
CPU core with MIPS64™ compatible Instruction Set Architecture that features:
-
668 & 750 MHz
-
Dual-issue superscalar 7-stage pipeline
-
16-KB, 4-way set associative L1 Instruction cache
-
16-KB, 4-way set associative L1 Data cache
-
256-KB, 4-way set associative L2 cache with industry best 5-cycle access latency
-
Error Checking and Correcting (ECC) on L2 cache
-
Fast Packet Cache™ to assist processing of packet data
-
8K-entry branch prediction table
-
Fully associative 64-entry TLB with dual pages
-
High performance Floating Point unit (IEEE 754)
-
Fixed-point DSP instructions such as Multiply/Add, Multiply/Subtract and 3 Operand Multiply
High-performance system interface:
-
Multiple outstanding reads with out of order return
-
1600 MB/s peak throughput
-
Multiplexed address/data bus (SysAD) supports 3.3V I/logic
-
Processor clock multipliers 2, 3, 3.5, 4, 4.5, 5, 5.5, 6, 6.5, 7, 7.5, 8, 8.5, 9, 10, 11, 12, 13, 14, 15, 16, 17
Integrated on-chip EJTAG controller
64-entry dynamic Trace Buffer for use in real-time trace and debug
Two 32-bit virtually addressed Watch registers
Integrated performance counters:
– Contains 2 independent 32-bit counters
– Counts over 30 processor events including mispredicted branches
– Enables full characterization and analysis of application software
MIP7965 is available in a 256-TBGA package (27x27 mm):
– MIP7965 (256-TBGA) is pin compatible with RM7065C and RM7065A TBGA products.
– MIP7965 (208-lead CQFP, cavity-up package (F17)) is pin compatible with the ACT7000ASC
– MIP7965 (208-lead CQFP, inverted footprint (F24)), is pin compatible and with the same pin rotation
as the commercial PMC-Sierra RM5261A
NOTE: *MIPS64 and Fast Packet Cache are Trademarks of PMC-Sierra
SCD7965 Rev H

MIP7965-668F24I Related Products

MIP7965-668F24I MIP7965-668F24T MIP7965-750F17I
Description Microprocessor, 64-Bit, 668MHz, CMOS, CQFP208, 1.120 X 1.120 INCH, INVERTED, CERAMIC, QFP-208 Microprocessor, 64-Bit, 668MHz, CMOS, CQFP208, 1.120 X 1.120 INCH, INVERTED, CERAMIC, QFP-208 Microprocessor, 64-Bit, 750MHz, CMOS, CQFP208, 1.120 X 1.120 INCH, CERAMIC, QFP-208
Maker Cobham Semiconductor Solutions Cobham Semiconductor Solutions Cobham Semiconductor Solutions
Parts packaging code QFP QFP QFP
package instruction FQFP, FQFP, FQFP,
Contacts 208 208 208
Reach Compliance Code unknown unknow unknow
ECCN code 3A001.A.3 3A001.A.2.C 3A001.A.3
Other features ALSO REQUIRES 2.5V OR 3.3V SUPPLY ALSO REQUIRES 2.5V OR 3.3V SUPPLY ALSO REQUIRES 2.5V OR 3.3V SUPPLY
bit size 64 64 64
boundary scan YES YES YES
maximum clock frequency 133 MHz 133 MHz 133 MHz
Format FLOATING POINT FLOATING POINT FLOATING POINT
Integrated cache YES YES YES
JESD-30 code S-CQFP-G208 S-CQFP-G208 S-CQFP-G208
length 28.448 mm 28.448 mm 28.448 mm
low power mode NO NO NO
Number of terminals 208 208 208
Maximum operating temperature 85 °C 125 °C 85 °C
Minimum operating temperature -40 °C -55 °C -40 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code FQFP FQFP FQFP
Package shape SQUARE SQUARE SQUARE
Package form FLATPACK, FINE PITCH FLATPACK, FINE PITCH FLATPACK, FINE PITCH
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 3.531 mm 3.531 mm 2.921 mm
speed 668 MHz 668 MHz 750 MHz
Maximum supply voltage 1.35 V 1.35 V 1.35 V
Minimum supply voltage 1.25 V 1.25 V 1.25 V
Nominal supply voltage 1.3 V 1.3 V 1.3 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level INDUSTRIAL MILITARY INDUSTRIAL
Terminal form GULL WING GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.5 mm
Terminal location QUAD QUAD QUAD
width 28.448 mm 28.448 mm 28.448 mm
uPs/uCs/peripheral integrated circuit type MICROPROCESSOR MICROPROCESSOR MICROPROCESSOR
[TI recommended course] #Innovation of general-purpose op amp and comparator chips#
//training.eeworld.com.cn/TI/show/course/5674...
reno1986 TI Technology Forum
【Design Tools】Xilinx's excellent materials: Using IDDR to simplify metastable state, highly recommended!!!
Author: Primitivo Matas Sanz, technical expert, Telefonica I+D, Madrid, Spain. The technical expert teaches by example, using trigger chains (components of the ILOGIC block in Xilinx FPGA) to limit me...
GONGHCU FPGA/CPLD
[Utility] One-click merge of sof and NIOS elf software programs into jic files
The file is divided into two versions."Merge sof and elf to produce jic file script.rar" is the EP4CE10+EPCS16 version, which is suitable for all FPGA development boards developed by Xiaomei with EP4C...
小梅哥 FPGA/CPLD
Beijing Hengyi recruits hardware developers
Beijing Hengyi High-tech Technology Co., Ltd. ( http://www.hyesco.com ) is recruiting hardware developers. Welcome to learn about our company, and welcome RD personnel who are willing to make a career...
963852741 Recruitment
WINCE6.0 driver problem
There is an article (I can't find the original text) that mentions the function BOOL FMD_OEMIoControl(DWORD dwIoControlCode, PBYTE pInBuf, DWORD nInBufSize, PBYTE pOutBuf, DWORD nOutBufSize, PDWORD pB...
azhe Embedded System
[Technical Discussion] How to choose wireless communication solutions in the field of ink screen electronic paper labels/electronic paper price tags?
[Technical Discussion] How to choose wireless communication solutions in the field of ink screen electronic paper labels / electronic paper price tags ? Many manufacturers know that the wireless commu...
chenjingjing RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1933  1103  749  21  832  39  23  16  1  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号