EEWORLDEEWORLDEEWORLD

Part Number

Search

ISPLSI1016E-80LTN44

Description
EE PLD, 18.5ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44
CategoryProgrammable logic devices    Programmable logic   
File Size257KB,13 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Environmental Compliance  
Download Datasheet Parametric Compare View All

ISPLSI1016E-80LTN44 Overview

EE PLD, 18.5ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44

ISPLSI1016E-80LTN44 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerLattice
Parts packaging codeQFP
package instructionQFP, QFP44,.47SQ,32
Contacts44
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresUSE ISPLSI1016EA FOR NEW DESIGNS
maximum clock frequency57 MHz
In-system programmableYES
JESD-30 codeS-PQFP-G44
JESD-609 codee3
JTAG BSTNO
length10 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines32
Number of macro cells64
Number of terminals44
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 32 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP44,.47SQ,32
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)240
power supply5 V
Programmable logic typeEE PLD
propagation delay18.5 ns
Certification statusNot Qualified
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
Lead-
Free
Package
Options
Available!
ispLSI 1016E
®
In-System Programmable High Density PLD
Functional Block Diagram
Features
• HIGH-DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 32 I/O Pins, Four Dedicated Inputs
— 96 Registers
— High-Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
• HIGH-PERFORMANCE E
2
CMOS
®
TECHNOLOGY
f
max
= 125 MHz Maximum Operating Frequency
t
pd
= 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP™) 5V Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
Output Routing Pool
A2
A3
A4
A5
A6
A7
Array
D
Global Routing Pool (GRP)
EW
ES
IG
D Q
Logic
D Q
B5
B4
B3
B2
B1
B0
GLB
D Q
CLK
— Reprogram Soldered Device for Faster Prototyping
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
01
6E
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
The ispLSI 1016E is a High Density Programmable Logic
Device containing 96 Registers, 32 Universal I/O pins,
four Dedicated Input pins, three Dedicated Clock Input
pins, one Global OE input pin and a Global Routing Pool
(GRP). The GRP provides complete interconnectivity
between all of these elements. The ispLSI 1016E offers
5V non-volatile in-system programmability of the logic, as
well as the interconnect to provide truly reconfigurable
systems. A functional superset of the ispLSI 1016
architecture, the ispLSI 1016E device adds a new global
output enable pin.
The basic unit of logic on the ispLSI 1016E device is the
Generic Logic Block (GLB). The GLBs are labeled A0,
A1...B7 (see Figure 1). There are a total of 16 GLBs in the
ispLSI 1016E device. Each GLB has 18 inputs, a
programmable AND/OR/Exclusive OR array, and four
outputs which can be configured to be either combinatorial
or registered. Inputs to the GLB come from the GRP and
dedicated inputs. All of the GLB outputs are brought back
into the GRP so that they can be connected to the inputs
of any other GLB on the device.
— Synchronous and Asynchronous Clocks
— Flexible Pin Placement
— Lead-Free Package Options
U
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
SE
is
p
— Optimized Global Routing Pool Provides Global
Interconnectivity
LS
— Programmable Output Slew Rate Control to
Minimize Switching Noise
I1
A
FO
R
N
Description
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2006
1016e_09
1
Output Routing Pool
N
0139C1-isp
A1
D Q
B6
S
A0
B7

ISPLSI1016E-80LTN44 Related Products

ISPLSI1016E-80LTN44 ISPLSI1016E-125LTN44 ISPLSI1016E-100LTN44 ISPLSI1016E-80LJN ISPLSI1016E-80LJNI ISPLSI1016E-100LJN ISPLSI1016E-80LTN44I
Description EE PLD, 18.5ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44 EE PLD, 10ns, 64-Cell, CMOS, PQFP44, TQFP-44 EE PLD, 13ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44 EE PLD, 18.5ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44 EE PLD, 18.5ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44 EE PLD, 13ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44 EE PLD, 18.5ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Parts packaging code QFP QFP QFP LCC LCC LCC QFP
package instruction QFP, QFP44,.47SQ,32 QFP, QFP44,.47SQ,32 QFP, QFP44,.47SQ,32 QCCJ, LDCC44,.7SQ QCCJ, LDCC44,.7SQ QCCJ, LDCC44,.7SQ QFP, QFP44,.47SQ,32
Contacts 44 44 44 44 44 44 44
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Maker Lattice - - Lattice Lattice Lattice Lattice
Other features USE ISPLSI1016EA FOR NEW DESIGNS USE ISPLSI1016EA FOR NEW DESIGNS USE ISPLSI1016EA FOR NEW DESIGNS - - - USE ISPLSI1016EA FOR NEW DESIGNS
maximum clock frequency 57 MHz 100 MHz 77 MHz - - - 57 MHz
In-system programmable YES YES YES - - - YES
JESD-30 code S-PQFP-G44 S-PQFP-G44 S-PQFP-G44 - - - S-PQFP-G44
JTAG BST NO NO NO - - - NO
length 10 mm 10 mm 10 mm - - - 10 mm
Humidity sensitivity level 3 3 3 - - - 3
Number of I/O lines 32 32 32 - - - 32
Number of macro cells 64 64 64 - - - 64
Number of terminals 44 44 44 - - - 44
Maximum operating temperature 70 °C 70 °C 70 °C - - - 85 °C
organize 0 DEDICATED INPUTS, 32 I/O 0 DEDICATED INPUTS, 32 I/O 0 DEDICATED INPUTS, 32 I/O - - - 0 DEDICATED INPUTS, 32 I/O
Output function MACROCELL MACROCELL MACROCELL - - - MACROCELL
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - - - PLASTIC/EPOXY
encapsulated code QFP QFP QFP - - - QFP
Encapsulate equivalent code QFP44,.47SQ,32 QFP44,.47SQ,32 QFP44,.47SQ,32 - - - QFP44,.47SQ,32
Package shape SQUARE SQUARE SQUARE - - - SQUARE
Package form FLATPACK FLATPACK FLATPACK - - - FLATPACK
Peak Reflow Temperature (Celsius) 240 260 240 - - - NOT SPECIFIED
power supply 5 V 5 V 5 V - - - 5 V
Programmable logic type EE PLD EE PLD EE PLD - - - EE PLD
propagation delay 18.5 ns 10 ns 13 ns - - - 18.5 ns
Certification status Not Qualified Not Qualified Not Qualified - - - Not Qualified
Maximum supply voltage 5.25 V 5.25 V 5.25 V - - - 5.5 V
Minimum supply voltage 4.75 V 4.75 V 4.75 V - - - 4.5 V
Nominal supply voltage 5 V 5 V 5 V - - - 5 V
surface mount YES YES YES - - - YES
technology CMOS CMOS CMOS - - - CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL - - - INDUSTRIAL
Terminal form GULL WING GULL WING GULL WING - - - GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm - - - 0.8 mm
Terminal location QUAD QUAD QUAD - - - QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - - - NOT SPECIFIED
width 10 mm 10 mm 10 mm - - - 10 mm
[Note] Introduction to SIMULINK module library
The SIMILINK module library is divided into the following 8 sub-libraries according to its function: Continuous (continuous module) Discrete (discrete module) Function&Tables (function and platform mo...
祥子 Microcontroller MCU
Looking for NASM Chinese tutorial
I need a tutorial on NASM, development environment editplus + NASM....
qintianyin Embedded System
Hot Questions and Answers: What else can you do besides IT?
[align=left]The Sixteen Fortunes Clearance Alliance is here. Moms work part-time. The Sixteen Fortunes Clearance Alliance has a lot of benefits. You may not understand the trend of Sixteen Fortunes co...
shiliuf888 Analogue and Mixed Signal
About the modulation wave frequency tracking of SPWM wave output by single chip microcomputer
This is my first time posting, I need help from the experts in the forum! I want to do an inverter, so I use the STC series to output SPWM wave. Now the teacher said that I need to input a square wave...
waner55 51mcu
TDA3x Front Camera Solution
[i=s]This post was last edited by Texas Instruments_Video on 2015-3-19 13:05[/i] TI's high-performance system courtesy of the DSP and EVE in low-power and size footprint. This optimized solution targe...
德州仪器_视频 DSP and ARM Processors
How to capture TIMx interrupt? PWM
I used TIM3 CH3 to generate a PWM, and I want to change the duty cycle dynamically. The following interrupt program is used to test the indicator light, but there is no response. Why?/* --------------...
bhwz88 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2581  2548  1318  2146  1990  52  27  44  41  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号