ISPLSI1016E-80LJN datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> ISPLSI1016E-80LJN

ISPLSI1016E-80LJN: DescriptionEE PLD, 18.5ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44; CategoryProgrammable logic devices Programmable logic; File Size257KB，13 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com; Environmental Compliance

Download Datasheet Parametric Compare View All

ISPLSI1016E-80LJN Overview

EE PLD, 18.5ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44

ISPLSI1016E-80LJN Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Lattice
Parts packaging code	LCC
package instruction	QCCJ, LDCC44,.7SQ
Contacts	44
Reach Compliance Code	compliant
ECCN code	EAR99

Preview

Download Datasheet

View All

Lead-

Free

Package

Options

Available!

ispLSI 1016E

In-System Programmable High Density PLD

Functional Block Diagram

Features

• HIGH-DENSITY PROGRAMMABLE LOGIC

— 2000 PLD Gates

— 32 I/O Pins, Four Dedicated Inputs

— 96 Registers

— High-Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

• HIGH-PERFORMANCE E

CMOS

TECHNOLOGY

—

max

= 125 MHz Maximum Operating Frequency

—

= 7.5 ns Propagation Delay

— TTL Compatible Inputs and Outputs

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— In-System Programmable (ISP™) 5V Only

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

Output Routing Pool

Array

Global Routing Pool (GRP)

D Q

Logic

D Q

GLB

D Q

CLK

— Reprogram Soldered Device for Faster Prototyping

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY

OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine Glue

Logic and Structured Designs

The ispLSI 1016E is a High Density Programmable Logic

Device containing 96 Registers, 32 Universal I/O pins,

four Dedicated Input pins, three Dedicated Clock Input

pins, one Global OE input pin and a Global Routing Pool

(GRP). The GRP provides complete interconnectivity

between all of these elements. The ispLSI 1016E offers

5V non-volatile in-system programmability of the logic, as

well as the interconnect to provide truly reconfigurable

systems. A functional superset of the ispLSI 1016

architecture, the ispLSI 1016E device adds a new global

output enable pin.

The basic unit of logic on the ispLSI 1016E device is the

Generic Logic Block (GLB). The GLBs are labeled A0,

A1...B7 (see Figure 1). There are a total of 16 GLBs in the

ispLSI 1016E device. Each GLB has 18 inputs, a

programmable AND/OR/Exclusive OR array, and four

outputs which can be configured to be either combinatorial

or registered. Inputs to the GLB come from the GRP and

dedicated inputs. All of the GLB outputs are brought back

into the GRP so that they can be connected to the inputs

of any other GLB on the device.

— Synchronous and Asynchronous Clocks

— Flexible Pin Placement

— Lead-Free Package Options

to change without notice.

— Optimized Global Routing Pool Provides Global

Interconnectivity

— Programmable Output Slew Rate Control to

Minimize Switching Noise

Description

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2006

1016e_09

Output Routing Pool

0139C1-isp

D Q

ISPLSI1016E-80LJN Related Products

	ISPLSI1016E-80LJN	ISPLSI1016E-125LTN44	ISPLSI1016E-100LTN44	ISPLSI1016E-80LTN44	ISPLSI1016E-80LJNI	ISPLSI1016E-100LJN	ISPLSI1016E-80LTN44I
Description	EE PLD, 18.5ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44	EE PLD, 10ns, 64-Cell, CMOS, PQFP44, TQFP-44	EE PLD, 13ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44	EE PLD, 18.5ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44	EE PLD, 18.5ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44	EE PLD, 13ns, 64-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44	EE PLD, 18.5ns, 64-Cell, CMOS, PQFP44, LEAD FREE, TQFP-44
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	LCC	QFP	QFP	QFP	LCC	LCC	QFP
package instruction	QCCJ, LDCC44,.7SQ	QFP, QFP44,.47SQ,32	QFP, QFP44,.47SQ,32	QFP, QFP44,.47SQ,32	QCCJ, LDCC44,.7SQ	QCCJ, LDCC44,.7SQ	QFP, QFP44,.47SQ,32
Contacts	44	44	44	44	44	44	44
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
Maker	Lattice	-	-	Lattice	Lattice	Lattice	Lattice
Other features	-	USE ISPLSI1016EA FOR NEW DESIGNS	USE ISPLSI1016EA FOR NEW DESIGNS	USE ISPLSI1016EA FOR NEW DESIGNS	-	-	USE ISPLSI1016EA FOR NEW DESIGNS
maximum clock frequency	-	100 MHz	77 MHz	57 MHz	-	-	57 MHz
In-system programmable	-	YES	YES	YES	-	-	YES
JESD-30 code	-	S-PQFP-G44	S-PQFP-G44	S-PQFP-G44	-	-	S-PQFP-G44
JTAG BST	-	NO	NO	NO	-	-	NO
length	-	10 mm	10 mm	10 mm	-	-	10 mm
Humidity sensitivity level	-	3	3	3	-	-	3
Number of I/O lines	-	32	32	32	-	-	32
Number of macro cells	-	64	64	64	-	-	64
Number of terminals	-	44	44	44	-	-	44
Maximum operating temperature	-	70 °C	70 °C	70 °C	-	-	85 °C
organize	-	0 DEDICATED INPUTS, 32 I/O	0 DEDICATED INPUTS, 32 I/O	0 DEDICATED INPUTS, 32 I/O	-	-	0 DEDICATED INPUTS, 32 I/O
Output function	-	MACROCELL	MACROCELL	MACROCELL	-	-	MACROCELL
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY
encapsulated code	-	QFP	QFP	QFP	-	-	QFP
Encapsulate equivalent code	-	QFP44,.47SQ,32	QFP44,.47SQ,32	QFP44,.47SQ,32	-	-	QFP44,.47SQ,32
Package shape	-	SQUARE	SQUARE	SQUARE	-	-	SQUARE
Package form	-	FLATPACK	FLATPACK	FLATPACK	-	-	FLATPACK
Peak Reflow Temperature (Celsius)	-	260	240	240	-	-	NOT SPECIFIED
power supply	-	5 V	5 V	5 V	-	-	5 V
Programmable logic type	-	EE PLD	EE PLD	EE PLD	-	-	EE PLD
propagation delay	-	10 ns	13 ns	18.5 ns	-	-	18.5 ns
Certification status	-	Not Qualified	Not Qualified	Not Qualified	-	-	Not Qualified
Maximum supply voltage	-	5.25 V	5.25 V	5.25 V	-	-	5.5 V
Minimum supply voltage	-	4.75 V	4.75 V	4.75 V	-	-	4.5 V
Nominal supply voltage	-	5 V	5 V	5 V	-	-	5 V
surface mount	-	YES	YES	YES	-	-	YES
technology	-	CMOS	CMOS	CMOS	-	-	CMOS
Temperature level	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	-	-	INDUSTRIAL
Terminal form	-	GULL WING	GULL WING	GULL WING	-	-	GULL WING
Terminal pitch	-	0.8 mm	0.8 mm	0.8 mm	-	-	0.8 mm
Terminal location	-	QUAD	QUAD	QUAD	-	-	QUAD
Maximum time at peak reflow temperature	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-	NOT SPECIFIED
width	-	10 mm	10 mm	10 mm	-	-	10 mm

Recommended Resources

The working principle of common emitter amplifier circuitd

High Q Band Pass Filter Amplifier

Single-phase operation short-circuit braking circuit

Window comparator circuit diagram A

High input-high output voltage integrated regulated power supply circuit 4

Photoelectrically isolated telephone automatic recording interface circuit

Who initiates SPI communication?: The SPI part of the STM32 data manual says "The communication is always initiated by the master. When the master device transmits data to a slave device via the MOSI pin, the slave device responds via...; louis0711 stm32/stm8

Problems encountered when debugging the ultrasonic ranging module: There were various strange problems in debugging the ultrasonic ranging module these two days. Here I will show you This is the latest question, I hope to get your answer.Let's post the circuit first....; libin200899 51mcu

Disk protection under win ce: What is the system protection program under Win CE? I found an ewfmgr -enable c: but it doesn't work. Please help me....; tianweiming Embedded System

MSP430 ADC12 module speed and other issues: [font=microsoft yahei][color=#555555][size=14px]MSP430 ADC12 Module Speed[/size][/color][/font] [p=35, null, left][color=#555555]The conversion rate of the ADC12 is a function of the ADC12CLK and the ...; Aguilera Microcontroller MCU

Recommended books on product management and planning: 7 Habits of Highly Effective People. This book is very valuable for personal cultivation, and is beneficial for adjusting your mindset and teamwork. If possible, you can also buy Covey's video discs t...; eeleader Talking about work

GSM Car Alarm: 1. Rapid response to theft alarm: It takes only a few seconds to notify the owner of the alarm via SMS worldwide. The owner can check the vehicle status worldwide and perform remote control operations...; eeworld.com Industrial Control Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components