EEWORLDEEWORLDEEWORLD

Part Number

Search

SM12T-32-FREQ-20G3LK

Description
Parallel - 3Rd Overtone Quartz Crystal, 40MHz Min, 150MHz Max, ROHS COMPLIANT, MINIATURE, SMD, 4 PIN
CategoryPassive components    Crystal/resonator   
File Size151KB,7 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

SM12T-32-FREQ-20G3LK Overview

Parallel - 3Rd Overtone Quartz Crystal, 40MHz Min, 150MHz Max, ROHS COMPLIANT, MINIATURE, SMD, 4 PIN

SM12T-32-FREQ-20G3LK Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT, MINIATURE, SMD, 4 PIN
Reach Compliance Codecompliant
Other featuresAT CUT CRYSTAL; TAPE AND REEL
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - 3RD OVERTONE
Drive level100 µW
frequency stability0.003%
frequency tolerance20 ppm
JESD-609 codee4
load capacitance32 pF
Manufacturer's serial numberSM12T
Installation featuresSURFACE MOUNT
Maximum operating frequency150 MHz
Minimum operating frequency40 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL6.0XB3.5XH1.2 (mm)/L0.236XB0.138XH0.047 (inch)
Series resistance100 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
SM12T Series
Miniature SMD Crystal
June 2008
• Pletronics’ SM12T Series is a miniature
surface mount crystal.
• Package is ideal for automated surface mount
assembly and reflow practices.
• Tape and Reel packaging
10 MHz to 80 MHz Fundamental Mode
40 MHz to 150 MHz 3
rd
Overtone
3.5 x 6 mm 4 pad
AT Cut Crystal
Ideal for use in hand held consumer products.
Pletronics Inc. certifies this device is in accordance with the
RoHS 6/6 (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead, Mercury, PBB’s, PBDE’s
Weight of the Device: 0.06 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e4
Electrical Specification
:
Item
Frequency Range
Min
10
40
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
10
3
-
-
-
Drive Level
Shunt Capacitance
Aging
(C0)
-
-
-3
-2
Operating Temperature Range
Storage Temperature Range
-40
-55
160
140
120
100
80
60
40
20
0
-20
-40
-60
-80
-100
-120
-140
-160
-60
-40
-20
0
20
40
60
80
100
120
Max
80
150
50
150
60
50
100
100
5
+3
+2
+125
+125
Unit
MHz
MHz
ppm
ppm
Ohms
Ohms
Ohms
μW
pF
ppm /Yr
ppm /Yr
o
o
Condition
Fundamental Mode
3
rd
Overtone
_
at +25
o
C + 3
o
C, see part number for options
see part number for available options
10 MHz to 16 MHz
16 MHz to 50 MHz
40 MHz to 150 MHz
use 10
μW
for testing
Pad to Pad capacitance
for the first year
after the first year
see part number for available options
3
rd
Overtone
Fundamental
C
C
Deviation (ppm)
AT Cut Crystal Frequency
versus Temperature
Typical Performance:
Temperature (
o
C)
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics standard warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2008, Pletronics Inc.
【My Nucleo】Look at the LCD
Nucleo has a slow computing speed and small storage space. In theory, it should not have a TFT LCD. However, this design uses a 240 X 400 TFT LCD with a touch screen using TSC2046. Of course, it canno...
dontium stm32/stm8
Help: Schematic diagram of universal charger!!
I am now working on my graduation project, designing a universal mobile phone charger, using a hand crank to generate electricity for the generator, which is then charged to a rechargeable battery aft...
h_g_y FPGA/CPLD
In peak current control, when the duty cycle is greater than 0.5, why is it necessary to add a ramp compensation circuit?
Help: In peak current control, when the duty cycle is greater than 0.5, why is it necessary to add a ramp compensation circuit?...
ohahaha Analogue and Mixed Signal
【Altera SoC Experience Tour】High-speed Data Acquisition ADC (3)
Author: chenzhufly QQ: 368860521.1.1 Hardware environment Hardware platform: Embest SoC --LarkBoard Software platform: Development board-linux-3.10.31 Quartus 14.02.1.1 Signal chain in-depth analysis ...
chenzhufly FPGA/CPLD
Help! Can someone explain to me the concept of "negative delay trigger"?
Hello everyone! I am new here. As my graduation project requires me to ask you for help on what is "negative delay trigger"? Salute! ◎...
wuyanlincn Test/Measurement
Digital voltmeter based on single chip microcomputer
I need a digital voltmeter based on a single chip microcomputer...
hyp73 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2594  1854  749  1360  1233  53  38  16  28  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号