EEWORLDEEWORLDEEWORLD

Part Number

Search

MT55L256V18F1B-11

Description
ZBT SRAM, 256KX18, 8.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028BHA, BGA-119
Categorystorage    storage   
File Size270KB,31 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

MT55L256V18F1B-11 Overview

ZBT SRAM, 256KX18, 8.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028BHA, BGA-119

MT55L256V18F1B-11 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerCypress Semiconductor
Parts packaging codeBGA
package instructionBGA,
Contacts119
Reach Compliance Codenot_compliant
ECCN code3A991.B.2.A
Maximum access time8.5 ns
JESD-30 codeR-PBGA-B119
JESD-609 codee0
length22 mm
memory density4718592 bit
Memory IC TypeZBT SRAM
memory width18
Number of functions1
Number of terminals119
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX18
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height2.4 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width14 mm
4Mb: 256K x 18, 128K x 32/36
FLOW-THROUGH ZBT SRAM
4Mb
ZBT
®
SRAM
FEATURES
High frequency and 100 percent bus utilization
Fast cycle times: 10ns, 11ns, and 12ns
Single +3.3V ±5% power supply (V
DD
)
Separate +3.3V or +2.5V isolated output buffer
supply (V
DD
Q)
Advanced control logic for minimum control
signal interface
Individual BYTE WRITE controls may be tied LOW
Single R/W# (read/write) control pin
CKE# pin to enable clock and suspend operations
Three chip enables for simple depth expansion
Clock-controlled and registered addresses, data
I/Os and control signals
Internally self-timed, fully coherent WRITE
Internally self-timed, registered outputs to
eliminate the need to control OE#
SNOOZE MODE for reduced-power standby
Common data inputs and data outputs
Linear or interleaved burst modes
Burst feature (optional)
Pin/function compatibility with 2Mb, 8Mb, and
16Mb ZBT SRAM family
165-pin FBGA package
100-pin TSOP package
119-pin BGA package
Automatic power-down
MT55L256L18F1, MT55L128L32F1,
MT55L128L36F1; MT55L256V18F1,
MT55L128V32F1, MT55L128V36F1
3.3V V
DD
, 3.3V or 2.5V I/O
100-Pin TQFP
1
165-Pin FBGA
(Preliminary Package Data)
OPTIONS
• Timing (Access/Cycle/MHz)
7.5ns/10ns/100 MHz
8.5ns/11ns/90 MHz
9ns/12ns/83 MHz
• Configurations
3.3V I/O
256K x 18
128K x 32
128K x 36
2.5V I/O
256K x 18
128K x 32
128K x 36
• Package
100-pin TQFP
165-pin FBGA
119-pin, 14mm x 22mm BGA
• Operating Temperature Range
Commercial (0°C to +70°C)
Industrial (-40°C to +85°C)**
Part Number Example:
MARKING
-10
-11
-12
MT55L256L18F1
MT55L128L32F1
MT55L128L36F1
MT55L256V18F1
MT55L128V32F1
MT55L128V36F1
T
F*
B
None
IT
NOTE:
1. JEDEC-standard MS-026 BHA (LQFP).
2. JEDEC-standard MS-028 BHA (PBGA).
119-Pin BGA
2
MT55L256L18F1T-12
4Mb: 256K x 18, 128K x 32/36 Flow-Through ZBT SRAM
MT55L256L18F1_D.p65 – Rev.10/01
* A Part Marking Guide for the FBGA devices can be found on Micron’s
Web site—http://www.micron.com/support/index.html.
** Industrial temperature range offered in specific speed grades and
configurations. Contact factory for more information.
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
Newbie Questions
I always get an error after compiling iccavr 6.31A. I can't figure out why "code address 0x1 already contains a value" is wrong. I hope experts can help me solve my doubts. Thank you very much....
海尔普 Microchip MCU
Thoughts and feelings after experiencing a domestic USB audio chip
Chip features1. USB1.0, 2.0 compatible2. 32-bit MCU (M0 core), frequency can reach 96MZH,2. Built-in DSP, 32-bit processing power3. ENC algorithm, 3D algorithm, reverberation algorithm, voice change a...
xzuxzu888 Domestic Chip Exchange
Is it a system problem?
Today I saw that the WindowsCE section was very popular, with 210 posts by 12 noon.I went in to have a look. But after entering the forum, I found that the latest reply was 2011-10-26 Is there somethi...
exiao Suggestions & Announcements
[2022 Digi-Key Innovation Design Competition] [Intelligent Garden Integrated Control System] Data Collection STM32L496G-DISCO
[2022 Digi-Key Innovation Design Competition] [Intelligent Garden Integrated Control System] Data Collection STM32L496G-DISCO 1. Understand some basic information of STM32L496G-DISCO https://www.digik...
蓝雨夜 DigiKey Technology Zone
How to prevent sharing conflicts in dual-port RAM
Generally, dual-port RAM provides two completely independent ports, each of which has its own control line, address line and data line. The CPU's operation on the dual-port RAM port is equivalent to o...
eeleader FPGA/CPLD
Voltech pm1000+PC software (host computer software)
Dear masters, I have a Voltech pm1000+ power meter and I need help with PC software and installation instructions. Material reward email: chpt005@126.com...
阳光种子 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1689  2072  737  79  2738  35  42  15  2  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号