530MA1091M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530MA1091M00DGR

530MA1091M00DGR: DescriptionLVPECL Output Clock Oscillator, 1091MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA1091M00DGR Overview

LVPECL Output Clock Oscillator, 1091MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1091M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1091 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electric wok circuit

Open loop speed control

Transformer coupled DC and DC converter circuit diagram using HS7076

Fully digital three-phase half-controlled rectification and voltage regulation circuit

CA3080 variable gain amplifier circuit

Can 0 ohm resistors be connected in series on several SPI lines?: I use SPI between my STM32 and CPLD, and each SPI port line is connected in series with a 0 ohm resistor. Now SPI communication is not working. Is it because of the series resistor?...; kelywu stm32/stm8

CC2541 Bluetooth pcb antenna gain calculation: RT, I'm a newbie, can anyone give me some guidance?...; 顺手牵→猪 PCB Design

LED flasher operating at low voltage: The low voltage microprocessor supervisory circuit can form a low voltage, low power LED flasher, and can adjust the lighting time and flashing rate. The μP supervisory circuit (IC1) is powered by two...; lorant Analog electronics

How are fonts defined in the TI graphics library?: Can the fonts in the TI graphics library be matched with the fonts in the PC? cm cmsc cmss cmtt fixedThe suffix B is bold. The suffix "I" is italic....; 蓝雨夜 TI Technology Forum

Can FPGA be used to design COMS camera to collect data and control motor?: I collect data through the CMOS camera, mainly the weld image, and control the motor to drive the car to move through the FPGA, with adaptive feedback. I hope you can draw me an overall functional dia...; lovetao220 FPGA/CPLD

About 485 Communications: PC communicates with MCU via 232-485. 485 chip is connected to automatic transceiver. Pull-up and pull-down resistors of A and B are connected, but why can PC only receive data from MCU, but the data ...; jmhuanghb Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components