531MB552M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB552M000BGR

531MB552M000BGR: DescriptionLVPECL Output Clock Oscillator, 552MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB552M000BGR Overview

LVPECL Output Clock Oscillator, 552MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB552M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	552 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

How to suppress power supply noise?

Bistable flip-flop practical circuit a

One of the four answering group circuits

1h timer circuit using LM122

Touch alarm circuit (2)

160-185℃ temperature regulator circuit

Learn Analog + Notes on Chapter 1 of "Operational Amplifier Noise Optimization Handbook": [i=s]This post was last edited by dontium on 2015-1-23 11:34[/i] [b]1[/b] Regarding the superposition of two noises, the superposition of noises actually uses the Pythagorean theorem (the book says it...; lonerzf Analogue and Mixed Signal

Solution! PIC16LF15323 watchdog seems to be enabled by default: I would like to ask my seniors, how can I turn off the watchdog of PIC16LF15323?...; 白呵呵 Microchip MCU

Does anyone have a serial port program to drive the max7221 display chip? (normal i/o): I use the p1.5~p1.7 port of 51 MCU to drive the max7221 chip, but the program I wrote does not work. I wonder if any expert has such a sample program to guide me....; jmlou Embedded System

Experts, please read this: SD24 interrupt problem of MSP430AFE253: IAR environment, FET simulator. The program uses SD24 interrupt, and it cannot enter the interrupt when running at full speed. However, it can enter the interrupt after running at full speed-stop-run ...; 绵里针 Microcontroller MCU

Can't TIM's PWM output and GPIO_WriteBit be implemented at the same time?: At first, I used TIM3 and 4's PWM to output pulses of different frequencies, and the GPIO initialization output mode was defined as AF_OD. Later, because I wanted to control the number of pulses, I ch...; bluecrane stm32/stm8

[Reliable Routine Alliance] Regarding the problem of malloc/realloc memory transfer between functions 20131216: In the record of 20131206 (this record is in the QQ group forum, and since it is often not open, I just copy it here) In C, arrays, especially strings, are always very troublesome when dealing with va...; 辛昕 Programming Basics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components