531UC990M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UC990M000DG

531UC990M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 990MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC990M000DG Overview

CMOS/TTL Output Clock Oscillator, 990MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC990M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	990 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Capacitance measuring instrument circuit

Lithium battery constant current and constant voltage charging circuit diagram

Senlan BT12S connection method for unified frequency conversion

Nintendo game console circuit diagram 01

Refrigerator temperature display device circuit diagram

CXA1019S radio circuit

Due to the company's production needs, we need to purchase STM32F437VIT6 chips: Due to the production needs of the company, we need to purchase STM32F437VIT6 chips. The quantity required is 3-5K. Unpacked or loose ones are also acceptable. As long as they are original, they are f...; dongfanghanke Buy&Sell

The world's funniest invention, you have to admit it: 1 A super powerful copycat private car. After seeing this picture, netizens can't help but sigh that this car is too cool. It can be driven on the road without a license. It can be called the coolest ...; xyh_521 Creative Market

【Low power consumption】Actel IGLOO series ultra-low power consumption, small package FPGA download: Actel IGLOO series ultra-low power, small package FPGA downloadActel IGLOO Family Represents the True Alternative to ASICsand CPLDsfor Portable Applications5 μW static power in Flash*Freeze Mode4 X le...; hangsky FPGA/CPLD

Why is the frog that can't be killed by boiling water killed by warm water?: People are born lazy. "Born in worry, die in comfort" and "the frog effect" always remind us to change our existing lives. The "frog effect" refers to throwing a frog into a boiling pot. The frog feel...; sijialgc Talking about work

Please advise how to "build a winCE software development kit (SDK) and package the BSP into an .msi installation file": The last step in developing a BSP is to build a software development kit (SDK) and package the BSP into an .msi installation file so that it can be installed by others. An SDK is a set of header files...; jinn129160 Embedded System

Playing with BeagleBone2-Build your own home multimedia server with BeagleBone: After a busy night, I checked various articles and finally built a home multimedia server on BBB to realize DLNA playback on the local area network. The videos in the USB flash drive plugged into the ...; shower.xu DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components