CTCDRH74-561L datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> inductor> CTCDRH74-561L

CTCDRH74-561L: DescriptionGeneral Purpose Inductor, 560uH, 15%, 1 Element, SMD; CategoryPassive components inductor; File Size175KB，1 Pages; ManufacturerCT [ Central Technologies ]

Download Datasheet Parametric View All

CTCDRH74-561L Overview

General Purpose Inductor, 560uH, 15%, 1 Element, SMD

CTCDRH74-561L Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	CT [ Central Technologies ]
Reach Compliance Code	compliant
ECCN code	EAR99

Preview

Download Datasheet

View All

Power Inductors - Shielded

ctparts.com

CTCDRH74 Series

From 10 µH to 1,000 µH

Part

Number

SPECIFICATIONS

Please specify tolerance code when ordering.

CTCDRH74-100_

J = ±5%, K = ±10% L = ±15%

M = ±20%, N = ±30%

CTCDRH74F

Please specify “F” for RoHS Compliant

Inductance

(µH)

100

120

150

180

220

270

330

390

470

560

680

820

1000

L Test

Freq.

(kHz)

1.0

DCR

Max.

(Ω)

.05

.06

.08

.09

.11

.15

.17

.23

.26

.35

.38

.43

.61

.66

.88

.98

1.2

1.6

1.9

2.9

3.0

3.6

4.6

5.2

6.0

IDC

Max.

(A)

1.9

1.7

1.5

1.3

1.2

1.1

.96

.91

.88

.75

.69

.61

.60

.52

.46

.42

.36

.34

.32

.29

.26

.23

.22

.20

.18

ENGINEERING KIT #24F

Not shown at actual size.

Compliant

Available

RoHS

CTCDRH74_-100_

CTCDRH74_-120_

CTCDRH74_-150_

CTCDRH74_-180_

CTCDRH74_-220_

CTCDRH74_-270_

CTCDRH74_-330_

CTCDRH74_-390_

CTCDRH74_-470_

CTCDRH74_-560_

CTCDRH74_-680_

CTCDRH74_-820_

CTCDRH74_-101_

CTCDRH74_-121_

CTCDRH74_-151_

CTCDRH74_-181_

CTCDRH74_-221_

CTCDRH74_-271_

CTCDRH74_-331_

CTCDRH74_-391_

CTCDRH74_-471_

CTCDRH74_-561_

CTCDRH74_-681_

CTCDRH74_-821_

CTCDRH74_-102_

CHARACTERISTICS

Description:

SMD (shielded) power inductor

Applications:

Power supplies for VTR, OA equipment, LCD

televisions, PC notebooks, portable communication equipment,

DC/DC converters, etc.

Operating Temperature:

-25°C to +80°C

Inductance Tolerance:

±5%, ±10%, ±15%, ±20%, ±30%

Testing:

Inductance is tested on an HP4284A at 1.0 kHz

Packaging:

Tape & Reel

Marking:

Parts are marked with inductance code

Miscellaneous:

RoHS Compliant available.

Magnetically shielded

Additional Information:

Additional electrical & physical

information available upon request

Samples available. See website for ordering information.

PHYSICAL DIMENSIONS

Size

inches

7.3±0.5

0.3±0.02

7.3±0.5

0.3±0.02

Max.

4.5

0.18

1.8±0.5

0.07±0.02

5.4±0.5

0.21±0.02

7.2±0.5

0.28±0.02

05.19.06

Technologies

Manufacturer of Inductors, Chokes, Coils, Beads, Transformers & Toroids

800-684-5322

Inside US

949-453-1811

Outside US

CT Magnetics reserves the right to make improvements or change specifications without notice

CENTRAL

Recommended Resources

Pressure signal conditioning circuit circuit diagram based on MAX1450

One of the delay circuits using 555 time base integrated circuit

300V1000W inverter circuit diagram

High input impedance window comparator

Typical application circuit diagram of power supply soft start

Simple portable TV field strength meter circuit

I want to use VB to make a monitoring program: I want to use VB to make a monitoring program to monitor the voltage sent by the microcontroller, the steering angle of the servo, and the speed of the motor. It should be sent every 20ms. How should ...; loolen Embedded System

[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity: [Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...; EEWORLD社区 GD32 MCU

altera opencl sdk license: I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...; moningWYL FPGA/CPLD

Issues about clock constraints in synchronously designed FPGA programs: Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...; eeleader FPGA/CPLD

FPGA Encryption Solution: FPGA encryption solution QQ: 344383284...; 阿里波特 Industrial Control Electronics

FPGA Design Summary - Review!: 1) The timing of the interface between FPGA and other circuits should be handled well, and the line delay before the signal enters the FPGA should be taken into account. The phase relationship between...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components