KMC705J5ACDW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> KMC705J5ACDW

KMC705J5ACDW: Description8-BIT, OTPROM, 2.1MHz, MICROCONTROLLER, PDSO20, SOIC-20; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，113 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

KMC705J5ACDW Overview

8-BIT, OTPROM, 2.1MHz, MICROCONTROLLER, PDSO20, SOIC-20

KMC705J5ACDW Parametric

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	SOIC
package instruction	SOP,
Contacts	20
Reach Compliance Code	unknown
ECCN code	EAR99
Has ADC	NO
Other features	ALSO OPERATES AT 2.2V SUPPLY
Address bus width
bit size	8
maximum clock frequency	4.2 MHz
DAC channel	NO
DMA channel	NO
External data bus width
JESD-30 code	R-PDSO-G20
length	12.8 mm
Number of I/O lines	14
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
PWM channel	NO
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
ROM programmability	OTPROM
Maximum seat height	2.65 mm
speed	2.1 MHz
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	HCMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	7.5 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER

Preview

Download Datasheet

View All

HC05J5AGRS/H

REV 2.1

68HC05J5A

68HRC05J5A

68HC705J5A

68HRC705J5A

SPECIFICATION

(General Release)

July 16, 1999

Semiconductor Products Sector

Motorola reserves the right to make changes without further notice to any products herein

to improve reliability, function or design. Motorola does not assume any liability arising out

of the application or use of any product or circuit described herein; neither does it convey

any license under its patent rights nor the rights of others. Motorola products are not

designed, intended, or authorized for use as components in systems intended for surgical

implant into the body, or other applications intended to support or sustain life, or for any

other application in which the failure of the Motorola product could create a situation

where personal injury or death may occur. Should Buyer purchase or use Motorola

products for any such unintended or unauthorized application, Buyer shall indemnify and

hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors

harmless against all claims, costs, damages, and expenses, and reasonable attorney

fees arising out of, directly or indirectly, any claim of personal injury or death associated

with such unintended or unauthorized use, even if such claim alleges that Motorola was

negligent regarding the design or manufacture of the part.

Motorola, Inc., 1999

July 16, 1999

GENERAL RELEASE SPECIFICATION

TABLE OF CONTENTS

Section

SECTION 1

GENERAL DESCRIPTION

1.1

1.2

1.3

1.4

1.5

1.5.1

1.5.2

1.5.3

1.5.4

1.5.5

1.5.6

FEATURES ...................................................................................................... 1-1

MASK OPTIONS.............................................................................................. 1-2

MCU STRUCTURE.......................................................................................... 1-2

PIN ASSIGNMENTS ........................................................................................ 1-4

FUNCTIONAL PIN DESCRIPTION.................................................................. 1-4

AND V

.............................................................................................. 1-4

OSC1, OSC2/R............................................................................................ 1-4

RESET......................................................................................................... 1-6

IRQ (MASKABLE INTERRUPT REQUEST)................................................ 1-6

PA0-PA7 ...................................................................................................... 1-6

PB0-PB5 ...................................................................................................... 1-7

SECTION 2

MEMORY

2.1

2.2

2.3

2.4

I/O AND CONTROL REGISTERS ................................................................... 2-2

RAM ................................................................................................................. 2-2

ROM................................................................................................................. 2-2

I/O REGISTERS SUMMARY ........................................................................... 2-3

SECTION 3

CENTRAL PROCESSING UNIT

3.1

3.2

3.3

3.4

3.5

3.6

3.6.1

3.6.2

3.6.3

3.6.4

3.6.5

REGISTERS .................................................................................................... 3-1

ACCUMULATOR (A)........................................................................................ 3-2

INDEX REGISTER (X) ..................................................................................... 3-2

STACK POINTER (SP) .................................................................................... 3-2

PROGRAM COUNTER (PC) ........................................................................... 3-2

CONDITION CODE REGISTER (CCR) ........................................................... 3-3

Half Carry Bit (H-Bit) .................................................................................... 3-3

Interrupt Mask (I-Bit) .................................................................................... 3-3

Negative Bit (N-Bit) ...................................................................................... 3-3

Zero Bit (Z-Bit) ............................................................................................. 3-3

Carry/Borrow Bit (C-Bit) ............................................................................... 3-4

SECTION 4

INTERRUPTS

4.1

4.2

4.3

4.4

4.5

4.5.1

CPU INTERRUPT PROCESSING ................................................................... 4-1

RESET INTERRUPT SEQUENCE .................................................................. 4-2

SOFTWARE INTERRUPT (SWI) ..................................................................... 4-3

HARDWARE INTERRUPTS ............................................................................ 4-3

EXTERNAL INTERRUPT (IRQ)....................................................................... 4-3

IRQ CONTROL/STATUS REGISTER (ICSR) $0A...................................... 4-5

MOTOROLA

Page

MC68HC05J5A

REV 2.1

GENERAL RELEASE SPECIFICATION

July 16, 1999

TABLE OF CONTENTS

Section

4.5.2

4.5.3

4.5.4

Page

OPTIONAL EXTERNAL INTERRUPTS (PA0-PA3) .................................... 4-6

TIMER INTERRUPT (MFT) ......................................................................... 4-7

TIMER1 INTERRUPT (16-BIT TIMER)........................................................ 4-7

SECTION 5

RESETS

5.1

EXTERNAL RESET (RESET).......................................................................... 5-2

5.2

INTERNAL RESETS ........................................................................................ 5-2

5.2.1

POWER-ON RESET (POR) ........................................................................ 5-2

5.2.2

COMPUTER OPERATING PROPERLY RESET (COPR)........................... 5-2

5.2.3

LOW VOLTAGE RESET (LVR) ................................................................... 5-3

5.2.4

ILLEGAL ADDRESS RESET (ILADR)......................................................... 5-3

SECTION 6

LOW POWER MODES

6.1

6.1.1

6.1.2

6.2

6.3

6.4

STOP INSTRUCTION...................................................................................... 6-2

STOP Mode ................................................................................................. 6-3

HALT Mode.................................................................................................. 6-3

WAIT INSTRUCTION....................................................................................... 6-4

DATA-RETENTION MODE.............................................................................. 6-4

COP WATCHDOG TIMER CONSIDERATIONS ............................................. 6-4

SECTION 7

INPUT/OUTPUT PORTS

7.1

7.2

7.2.1

7.2.2

7.2.3

7.2.4

7.2.5

7.3

7.3.1

7.3.2

7.3.3

7.4

7.4.1

7.4.2

7.4.3

7.4.4

7.4.5

SLOW OUTPUT FALLING-EDGE TRANSITION............................................. 7-1

PORT A............................................................................................................ 7-1

Port A Data Register.................................................................................... 7-2

Port A Data Direction Register..................................................................... 7-2

Port A Pulldown/up Register........................................................................ 7-3

Port A Drive Capability................................................................................. 7-3

Port A I/O Pin Interrupts............................................................................... 7-3

PORT B............................................................................................................ 7-4

Port B Data Register.................................................................................... 7-4

Port B Data Direction Register..................................................................... 7-5

Port B Pulldown/up Register........................................................................ 7-5

I/O PORT PROGRAMMING ............................................................................ 7-6

Pin Data Direction........................................................................................ 7-6

Output Pin.................................................................................................... 7-6

Input Pin....................................................................................................... 7-6

I/O Pin Transitions ....................................................................................... 7-7

I/O Pin Truth Tables..................................................................................... 7-7

MOTOROLA

MC68HC05J5A

REV 2.1

July 16, 1999

GENERAL RELEASE SPECIFICATION

TABLE OF CONTENTS

Section

SECTION 8

MULTI-FUNCTION TIMER

8.1

8.2

8.3

8.3.1

8.3.2

8.4

8.5

OVERVIEW...................................................................................................... 8-2

COMPUTER OPERATING PROPERLY (COP) WATCHDOG ........................ 8-2

MFT REGISTERS ............................................................................................ 8-2

Timer Counter Register (TCR) $09.............................................................. 8-3

Timer Control/Status Register (TCSR) $08 ................................................. 8-3

OPERATION DURING STOP MODE .............................................................. 8-5

OPERATION DURING WAIT/HALT MODE..................................................... 8-5

SECTION 9

16-BIT TIMER

9.1

9.2

9.3

9.4

9.5

9.6

9.7

TIMER1 COUNTER REGISTERS (TCNTH, TCNTL) ...................................... 9-2

ALTERNATE COUNTER REGISTERS (ACNTH, ACNTL).............................. 9-3

INPUT CAPTURE REGISTERS ...................................................................... 9-5

TIMER1 CONTROL REGISTER (T1CR) ......................................................... 9-8

TIMER1 STATUS REGISTER (T1SR)............................................................. 9-9

TIMER1 OPERATION DURING WAIT MODE................................................. 9-9

TIMER1 OPERATION DURING STOP MODE ................................................ 9-9

SECTION 10

INSTRUCTION SET

10.1 ADDRESSING MODES ................................................................................. 10-1

10.1.1 Inherent...................................................................................................... 10-1

10.1.2 Immediate .................................................................................................. 10-1

10.1.3 Direct ......................................................................................................... 10-2

10.1.4 Extended.................................................................................................... 10-2

10.1.5 Indexed, No Offset..................................................................................... 10-2

10.1.6 Indexed, 8-Bit Offset .................................................................................. 10-2

10.1.7 Indexed, 16-Bit Offset ................................................................................ 10-3

10.1.8 Relative...................................................................................................... 10-3

10.1.9 Instruction Types ....................................................................................... 10-3

10.1.10 Register/Memory Instructions .................................................................... 10-4

10.1.11 Read-Modify-Write Instructions ................................................................. 10-5

10.1.12 Jump/Branch Instructions .......................................................................... 10-5

10.1.13 Bit Manipulation Instructions...................................................................... 10-7

10.1.14 Control Instructions.................................................................................... 10-7

10.1.15 Instruction Set Summary ........................................................................... 10-8

Page

MC68HC05J5A

REV 2.1

MOTOROLA

iii

KMC705J5ACDW Related Products

	KMC705J5ACDW	KMCR705J5ACDW
Description	8-BIT, OTPROM, 2.1MHz, MICROCONTROLLER, PDSO20, SOIC-20	8-BIT, OTPROM, 2.1MHz, MICROCONTROLLER, PDSO20, SOIC-20
Maker	NXP	NXP
Parts packaging code	SOIC	SOIC
package instruction	SOP,	SOP,
Contacts	20	20
Reach Compliance Code	unknown	unknown
ECCN code	EAR99	EAR99
Has ADC	NO	NO
Other features	ALSO OPERATES AT 2.2V SUPPLY	ALSO OPERATES AT 2.2V SUPPLY
bit size	8	8
maximum clock frequency	4.2 MHz	4.2 MHz
DAC channel	NO	NO
DMA channel	NO	NO
JESD-30 code	R-PDSO-G20	R-PDSO-G20
length	12.8 mm	12.8 mm
Number of I/O lines	14	14
Number of terminals	20	20
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
PWM channel	NO	NO
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE
Certification status	Not Qualified	Not Qualified
ROM programmability	OTPROM	OTPROM
Maximum seat height	2.65 mm	2.65 mm
speed	2.1 MHz	2.1 MHz
Maximum supply voltage	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V
surface mount	YES	YES
technology	HCMOS	HCMOS
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL
width	7.5 mm	7.5 mm
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER	MICROCONTROLLER

Recommended Resources

Equalizer (a) composed of TL084

Transformerless switching power supply circuit diagram

Negative voltage converter circuit diagram composed of LT1054

Waveform generator circuit diagram with variable frequency and pulse width

UV germicidal lamp wiring method

Miniaturized isolation amplifier circuit diagram

Constant voltage source adjustable voltage regulated power supply: [i=s] This post was last edited by Chaochaomumuchaochao on 2018-11-18 20:01 [/i] I want to design a step-down voltage regulator circuit, with an input of 20V and an adjustable output of 3-15V. The out...; 朝朝暮暮朝朝 LED Zone

[TI Wireless Theme Collection] + Remember that watch eZ430-Chronos: When I saw this watch, I wanted it very much. As a result, the first thing I did was to disassemble it. Well, forgive me for not having seen many market-leading watches. As a result, I accidentally lo...; Sur Wireless Connectivity

Common Mistakes When Designing Circuit Boards: 1. Common errors in schematic diagrams:(1) ERC report pin has no signal a. Define I/O properties for pins when creating a package b. Inconsistent grid properties were modified when creating or placing...; fighting Analog electronics

Apply for SEED-DIM3517 development board——Solution name: Portable compiler: Using LINUX system, more open source products can be obtained, such as open source compilers, open source UI production tools QT..., multi-tasking system and easy to transplant and upgrade, there are ...; yaoyabad ARM Technology

EEWORLD University Hall----Live Replay: Use dedicated IoT hardware and software solutions to start the journey from embedded to cloud: Live replay: Start your journey from embedded to cloud using dedicated IoT hardware and software solutions : https://training.eeworld.com.cn/course/26660...; hi5 Integrated technical exchanges

RF GaN-on-Si: The Best of Both Worlds: As the world continues to strive for higher-speed connections with low latency and high reliability, energy consumption in information and communication technology continues to soar. These market dema...; 石榴姐 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components