EEWORLDEEWORLDEEWORLD

Part Number

Search

AD8522AR

Description
DUAL, SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDSO14, SOIC-14
CategoryAnalog mixed-signal IC    converter   
File Size924KB,9 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Download Datasheet Parametric Compare View All

AD8522AR Online Shopping

Suppliers Part Number Price MOQ In stock  
AD8522AR - - View Buy Now

AD8522AR Overview

DUAL, SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDSO14, SOIC-14

AD8522AR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerRochester Electronics
Parts packaging codeSOIC
package instructionSOP,
Contacts14
Reach Compliance Codeunknown
Converter typeD/A CONVERTER
Enter bit codeBINARY
Input formatSERIAL
JESD-30 codeR-PDSO-G14
JESD-609 codee0
length8.65 mm
Maximum linear error (EL)0.0366%
Humidity sensitivity level1
Number of digits12
Number of functions2
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
Certification statusCOMMERCIAL
Maximum seat height1.75 mm
Nominal settling time (tstl)16 µs
Nominal supply voltage5 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm

AD8522AR Preview

D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
a
FEATURES
Complete Dual 12-Bit DAC
No External Components
+5 V Single-Supply Operation 10%
4.095 V Full Scale (1 mV/LSB)
Buffered Voltage Outputs
Low Power: 5 mW/DAC
Space Saving 1.5 mm Height SO-14 Package
APPLICATIONS
Digitally Controlled Calibration
Servo Controls
Process Control Equipment
Computer Peripherals
Portable Instrumentation
Cellular Base Stations Voltage Adjustment
CS
CLK
CLK
LATCH
+5 Volt, Serial Input,
Dual 12-Bit DAC
AD8522
FUNCTIONAL BLOCK DIAGRAM
V
DD
DAC A
REGISTER
D
SDI
(DATA)
SHIFT
REGISTER
12
BANDGAP
REFERENCE
REF
BUF
V
REF
REF
BUF
DAC A
12
OP
AMP
A
V
OUTA
D
SDO
DAC B
REGISTER
12
DAC B
OP
AMP
B
V
OUTB
LDA
LDB
CONTROL
LOGIC
AD8522
MSB
RS
AGND
DGND
GENERAL DESCRIPTION
The AD8522 is a complete dual 12-bit, single-supply, voltage
output DAC in a 14-pin DIP, or SO-14 surface mount package.
Fabricated in a CBCMOS process, features include a serial digi-
tal interface, onboard reference, and buffered voltage output.
Ideal for +5 V-only systems, this monolithic device offers low
cost and ease of use, and requires no external components to
realize the full performance of the device.
The serial digital interface allows interfacing directly to numer-
ous microcontroller ports, with a simple high speed, three-wire
data, clock, and load strobe format. The 16-bit serial word con-
tains the 12-bit data word and DAC select address, which is de-
coded internally or can be decoded externally using
LDA, LDB
0.6
0.4
LINEARITY ERROR – LSB
inputs. A serial data output allows the user to easily daisy-chain
multiple devices in conjunction with a chip select input. A reset
RS
input sets the outputs to zero scale or midscale, as deter-
mined by the input MSB.
The output 4.095 V full scale is laser trimmed to maintain accu-
racy over the operating temperature range of the device, and
gives the user an easy-to-use one-millivolt-per-bit resolution. A
2.5 V reference output is also available externally for other data
acquisition circuitry, and for ratiometric applications. The out-
put buffers are capable of driving
±
5 mA.
The AD8522 is available in the 14-pin plastic DIP and low pro-
file 1.5 mm SOIC-14 packages.
PACKAGE TYPES AVAILABLE
V
DD
= +4.5V
T
A
= –55°C, +25°C, +85°C, +125°C
+25°C
–55°C
0.2
0
–0.2
–0.4
–0.6
–0.8
–1.0
0
+85°C
PDIP-14
SO-14
+125°C
1024
2048
3072
DIGITAL INPUT CODE – Decimal
4096
Figure 1. Linearity Error vs. Digital Code & Temperature
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
AD8522–SPECIFICATIONS
V
(@
ELECTRICAL CHARACTERISTICS
Parameter
STATIC PERFORMANCE
Resolution
1
Relative Accuracy
Differential Nonlinearity
Zero-Scale Error
Full-Scale Voltage
2
Full-Scale Tempco
2, 3
MATCHING PERFORMANCE
Linearity Matching Error
ANALOG OUTPUT
Output Current
Load Regulation at Half-Scale
Capacitive Load
3
REFERENCE OUTPUT
Output Voltage
Output Source Current
4
Line Rejection
Load Regulation
LOGIC INPUTS & OUTPUTS
Logic Input Low Voltage
Logic Input High Voltage
Input Leakage Current
Input Capacitance
3
Logic Output Voltage Low
Logic Output Voltage High
TIMING SPECIFICATIONS
3, 5
Clock Width High
Clock Width Low
Load Pulse Width
Data Setup
Data Hold
Clear Pulse Width
Load Setup
Load Hold
Select
Deselect
Clock to SDO Propagation Delay
AC CHARACTERISTICS
3, 5
Voltage Output Settling Time
6
Crosstalk
DAC Glitch
Digital Feedthrough
SUPPLY CHARACTERISTICS
Positive Supply Current
Power Dissipation
7
Power Supply Sensitivity
Symbol
N
INL
DNL
V
ZSE
V
FS
TCV
FS
∆V
FS
A/B
I
OUT
LD
REG
C
L
V
REF
I
REF
LN
REJ
LD
REG
V
IL
V
IH
I
IL
C
IL
V
OL
V
OH
t
CH
t
CL
t
LDW
t
DS
t
DH
t
CLRW
t
LD1
t
LD2
t
CSS
t
CSH
t
PD
t
S
C
T
Q
D
FT
= +5.0 V
otherwise noted)
DD
10%, R
L
= No Load, –40 C
T
A
+85 C, both DACs tested, unless
Condition
Min
12
-1.5
-1
4.079
Typ
Max
Units
Bits
LSB
LSB
mV
Volts
ppm/°C
LSB
Monotonic
Data = 000
H
Data = FFF
H
±
0.5
±
0.5
+0.5
4.095
±
15
±
1
+1.5
+1
+3
4.111
Data = 800
H
,
∆V
OUT
3 LSB
R
L
= 402
to
∞,
Data = 800
H
No Oscillation
2.484
1
500
2.500
0.025
0.025
±
5
3
mA
LSB
pF
V
mA
%/V
%/mA
V
V
µA
pF
V
V
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
dB
nV s
nV s
∆V
REF
< 18 mV
I
REF
= 0 to 5 mA, Data = 800
H
2.516
5
0.08
0.1
0.8
2.4
I
OL
= 1.6 mA
I
OH
= 400
µA
10
10
0.4
3.5
35
35
25
10
20
20
10
10
30
30
20
To
±
1 LSB of Final Value
Signal Measured at DAC Output,
While Changing Opposite
LDA/B
Half-Scale Transition
Signal Measured at DAC Output,
While Changing Data Without
LDA/B
V
DD
= 5.5 V, V
IH
= 2.4 V or V
IL
= 0.8 V
V
DD
= 5 V, V
IL
= 0 V
V
DD
= 5 V, V
IH
= 2.4 V or V
IL
= 0.8 V
V
DD
= 5 V, V
IL
= 0 V
∆V
DD
=
±
5%
45
16
38
13
2
3
1
15
5
0.002
80
I
DD
P
DISS
PSS
5
2
25
10
0.004
mA
mA
mW
mW
%/%
NOTES
1
1 LSB = 1 mV for 0 V to +4.095 V output range.
2
Includes internal voltage reference error.
3
These parameters are guaranteed by design and not subject to production testing.
4
Very little sink current is available at the V
REF
pin. Use external buffer if setting up a virtual ground.
5
All input control signals are specified with t
r
= t
f
= 5 ns (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.
6
The settling time specification does not apply for negative going transitions within the last 6 LSBs of ground. Some devices exhibit double the typical settling time in this 6 LSB region.
7
Power Dissipation is calculated I
DD
×
5 V.
Specifications subject to change without notice.
–2–
REV. A
AD8522
SDI
Sf/Hd
B
A
NC
DB11
DB10
DB4
DB3
DB2
DB1
DB0
CLK
t
CSS
CS
t
CSH
t
LD2
t
LDW
t
PD
t
LD1
LD
SDO
SDI
t
CH
CLK
t
DS
t
CL
t
DH
t
LD2
t
LDW
t
CLRW
LD
RS
FS
V
OUT
ZS
t
S
t
S
±1
LSB
ERROR BAND
Figure 2. Timing Diagram
SERIAL INPUT REGISTER DATA FORMAT
Last
D0
DB0
D1
DB1
D2
DB2
D3
DB3
D4
DB4
D5
DB5
D6
DB6
D7
DB7
D8
DB8
D9
DB9
D10
D11
D12
D13
A
D14
B
First
D15
Sf/Hd
DB10 DB11 NC
Table I. Truth Table
Data Word
Sf/Hd
B
A
X
X
X
X
L
L
L
H
H
H
H
Ext Pins
LDA
H
H
X
H
H
H
LDB
H
H
X
H
H
H
DAC Register
Loads DACA + DACB with Data from SR
Loads DACA with Data from SR
Loads DACB with Data from SR
No Load
No Load
Loads DACB with Data from SR, See Note 1 Below
No Load
Loads DACA with Data from SR, See Note 1 Below
No Load
Loads DACA + DACB with Data from SR, See 1 Note Below
No Load
Hardware Load:
L
X
L
X
L
X
L
X
Software Decode Load:
H
L
H
H
H
H
H
L
H
L
H
H
H
H
NOTES
1
In software mode
LDA
and
LDB
perform the same function. They can be tied together or the unused pin should be tied high.
2
External Pins
LDA
and
LDB
should always be high when shifting Data into the shift register.
3
symbol denotes negative transition.
1.6mA
SDO
1.6 VOLT
200µA
Figure 3. AC Timing SDO Pin Load Circuit
REV. A
–3–
AD8522
PIN DESCRIPTION
Pin
SDI
CLK
CS
LDA/B
Function
Serial Data Input, input data loads directly into the shift register.
Clock input, positive edge clocks data into shift register.
Chip Select, active low input. Prevents shift register loading when high. Does not affect
LDA
and
LDB
operation.
Load DAC register strobes, active low. Transfers shift register data to DAC register. See truth table for operation.
Software decode feature only requires one
LD
strobe. Tie
LDA
and
LDB
together or use one of them with the
other pin tied high.
Serial Data Output. Output of shift register, always active.
Resets DAC registers to condition determined by MSB pin. Active low input.
Digital input: High presets DAC registers to half scale (800
H
); Low clears all registers to zero (000
H
), when
RS
is
strobed to active low.
Positive +5 V power supply input. Tolerance
±
10%.
Analog Ground Input.
Digital Ground Input.
Reference Voltage Output, 2.5 V nominal.
DAC A/B voltage outputs, 4.095 V full scale,
±
5 mA output.
SDO
RS
MSB
V
DD
AGND
DGND
V
REF
V
OUT A/B
PIN CONFIGURATION
14-Pin Plastic DIP
14-Lead SO-14
ABSOLUTE MAXIMUM RATINGS*
V
OUTA
AGND
DGND
CS
CLK
SDI
SDO
1
2
3
14 V
OUTB
13 V
REF
AD8522
12 V
DD
1
4
(Not To Scale)
11 MSB
5
6
7
10
RS
9
8
LDA
LDB
Table II. Truth Tables
V
DD
to DGND & AGND . . . . . . . . . . . . . . . . . . . –0.3 V, +7 V
Logic Inputs and Output to DGND . . . . . –0.3 V, V
DD
+ 0.3 V
V
OUT
to AGND . . . . . . . . . . . . . . . . . . . . . –0.3 V, V
DD
+ 0.3 V
V
REF
to AGND . . . . . . . . . . . . . . . . . . . . . –0.3 V, V
DD
+ 0.3 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, V
DD
I
OUT
Short Circuit to GND or V
DD
. . . . . . . . . . . . . . . . 50 mA
Package Power Dissipation . . . . . . . . . . . . . . . (T
J
max–T
A
)/θ
JA
Thermal Resistance,
θ
JA
14-Pin Plastic DIP Package (N-14) . . . . . . . . . . . . . 83°C/W
14-Lead SOIC Package (SO-14) . . . . . . . . . . . . . . 120°C/W
Maximum Junction Temperature (T
J
max) . . . . . . . . . . 150°C
Operating Temperature Range . . . . . . . . . . . . . –40°C to +85°C
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . +300°C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
RS
MSB
0
0
1
0
1
X
DAC Register Preset
Register Activity
Asynchronously Resets DAC Registers to Zero
Scale
Asynchronously Presets DAC Registers to
Half Scale (800
H
)
None
Shift Register
Shift Register
No Effect
Shifts Register One Bit, SDO Outputs Data
from 16 Clocks Earlier
ORDERING GUIDE
Model
AD8522AN
AD8522AR
Temperature
Range
–40°C to +85°C
–40°C to +85°C
Package
Description
Package
Option
CS
CLK
1
0
X
14-Pin P-DIP N-14
14-Lead SOIC SO-14
The AD8522 contains 1482 transistors.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD8522 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
–4–
REV. A

AD8522AR Related Products

AD8522AR AD8522ARZ AD8522ANZ AD8522AN
Description DUAL, SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDSO14, SOIC-14 DUAL, SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDSO14, SOIC-14 DUAL, SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDIP14, PLASTIC, DIP-14 DUAL, SERIAL INPUT LOADING, 16 us SETTLING TIME, 12-BIT DAC, PDIP14, PLASTIC, DIP-14
Is it lead-free? Contains lead Lead free Lead free Contains lead
Is it Rohs certified? incompatible conform to conform to incompatible
Maker Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics
Parts packaging code SOIC SOIC DIP DIP
package instruction SOP, SOP, DIP, DIP,
Contacts 14 14 14 14
Reach Compliance Code unknown unknown unknown unknown
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER
Enter bit code BINARY BINARY BINARY BINARY
Input format SERIAL SERIAL SERIAL SERIAL
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDIP-T14 R-PDIP-T14
JESD-609 code e0 e3 e3 e0
length 8.65 mm 8.65 mm 19.305 mm 19.305 mm
Maximum linear error (EL) 0.0366% 0.0366% 0.0366% 0.0366%
Humidity sensitivity level 1 1 NOT APPLICABLE NOT APPLICABLE
Number of digits 12 12 12 12
Number of functions 2 2 2 2
Number of terminals 14 14 14 14
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP DIP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) 240 260 NOT APPLICABLE NOT APPLICABLE
Certification status COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Maximum seat height 1.75 mm 1.75 mm 5.33 mm 5.33 mm
Nominal settling time (tstl) 16 µs 16 µs 16 µs 16 µs
Nominal supply voltage 5 V 5 V 5 V 5 V
surface mount YES YES NO NO
technology BICMOS BICMOS BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface TIN LEAD MATTE TIN MATTE TIN TIN LEAD
Terminal form GULL WING GULL WING THROUGH-HOLE THROUGH-HOLE
Terminal pitch 1.27 mm 1.27 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 40 NOT APPLICABLE NOT APPLICABLE
width 3.9 mm 3.9 mm 7.62 mm 7.62 mm
Thermometer Disassembly
Infrared Thermometer Disassembly1. Introduction to infrared thermometerDelixi " DECTMS520C " is a non-contact infrared thermometer, which uses all domestic components and has a colorful LCD display th...
lanhua Making friends through disassembly
The relationship between FPGA memories.pdf
The relationship between FPGA memories.pdf...
zxopenljx FPGA/CPLD
Teach you how to pick up girls in one minute!
Do you know how to start chatting up a girl you like and what are the minefields to be careful of when picking up girls? The 6 truths that the pick-up expert wants to tell you....
欣之 Talking
Realization of single chip stopwatch and digital clock
Very good information_stopwatch clock program_c language_51 single chip microcomputer_ Design and implementation of digital clock based on single chip microcomputer...
风亦路 51mcu
"Help" dsPIC33FJ128 serial port settings problem
Hello everyone, I want to use dsPIC33FJ128GP802 or MC802 SDIP28 package to make an AC voltage measurement device. I am a beginner and would like to ask a relatively basic question: I checked the data ...
crazyk Microchip MCU
UC2845 power supply problem
MOS tube driver IC in single-ended flyback switching power supply UC2845 is powered by a set of outputs from the secondary side of the transformer. However, many schematic diagrams draw the output of ...
shaorc Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2222  2294  2891  179  1158  45  47  59  4  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号