EEWORLDEEWORLDEEWORLD

Part Number

Search

531DA1406M00DG

Description
CMOS/TTL Output Clock Oscillator, 1406MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531DA1406M00DG Overview

CMOS/TTL Output Clock Oscillator, 1406MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DA1406M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1406 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
6618 Unable to configure DSP BIOS
Hello everyone, I am using TCI6618, created a new project, and want to configure its DSP BIOS (.tcf file), but in CCS5.2, file->new->DSP bios configuration file->... can't find a platform that support...
liuxianliuxian DSP and ARM Processors
C5 Minimum file system help
Because SD cannot be used as the first-level boot source in the project, we can only consider booting from QSPI Flash. Because it is nor Flash, it is only 64M in size, and my ordinary root file system...
Decp FPGA/CPLD
CC2650 tinkering tutorial - the beginning of everything Hello world program!
2.1.Hello World!Hello world is the beginning of all projects. 1) First, enter the hello world directory in the contiki source code: cd contiki/exaples/hello-world2) Then you can compile it with the fo...
fish001 Wireless Connectivity
[Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——10. Confused about OSC jitter, rPLL jitter and deviation?
[i=s]This post was last edited by gs001588 on 2022-1-10 21:20[/i][Evaluation of domestic FPGA Gaoyun GW1N-4 series development board]——10. Doubts about OSC jitter and rPLL jitter and deviationIn the p...
gs001588 Domestic Chip Exchange
Problems downloading website resources???
I just registered, why can’t I download the website resources? I need them urgently? ? ? ?...
jy111 Suggestions & Announcements
Pro Audio Quick Reference Guide
[i=s]This post was last edited by dontium on 2015-1-23 12:56[/i]TI Professional Audio Quick Reference Guide 2011 1QFor more information, be sure to follow my sharing! :victory:...
德仪DSP新天地 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 69  324  662  2766  2092  2  7  14  56  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号