EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

54ACT11379J

Description
ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP20
Categorylogic    logic   
File Size120KB,5 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

54ACT11379J Overview

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP20

54ACT11379J Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerTexas Instruments
package instructionDIP, DIP20,.3
Reach Compliance Codenot_compliant
Other featuresWITH HOLD MODE
seriesACT
JESD-30 codeR-GDIP-T20
length24.195 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Sup100000000 Hz
MaximumI(ol)0.024 A
Number of digits4
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
propagation delay (tpd)12 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax100 MHz

54ACT11379J Related Products

54ACT11379J 54ACT11379FK
Description ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP20 ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
Is it Rohs certified? incompatible incompatible
Maker Texas Instruments Texas Instruments
Reach Compliance Code not_compliant not_compliant
Other features WITH HOLD MODE WITH HOLD MODE
series ACT ACT
JESD-30 code R-GDIP-T20 S-CQCC-N20
length 24.195 mm 8.89 mm
Load capacitance (CL) 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP
Maximum Frequency@Nom-Sup 100000000 Hz 100000000 Hz
MaximumI(ol) 0.024 A 0.024 A
Number of digits 4 4
Number of functions 1 1
Number of terminals 20 20
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Output polarity COMPLEMENTARY COMPLEMENTARY
Package body material CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP QCCN
Encapsulate equivalent code DIP20,.3 LCC20,.35SQ
Package shape RECTANGULAR SQUARE
Package form IN-LINE CHIP CARRIER
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V
propagation delay (tpd) 12 ns 12 ns
Certification status Not Qualified Not Qualified
Maximum seat height 5.08 mm 2.03 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount NO YES
technology CMOS CMOS
Temperature level MILITARY MILITARY
Terminal form THROUGH-HOLE NO LEAD
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
Trigger type POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 8.89 mm
minfmax 100 MHz 100 MHz
How speakers work
[font=新宋体][size=3]For a speaker that is wound with a coil inside, the current flowing through the coil usually changes, causing the coil to stretch and deform, thereby driving the membrane to produce ...
shaorc Analog electronics
28335 GPIO port input problem
I am a newbie, just learning 28335. Now I want to use the GPIO port to input a PWM signal generated by myself, and then detect its duty cycle by myself. The main program is as follows. [b]The oscillos...
古啊梦 DSP and ARM Processors
How to receive DTMF
Is there any AT command that can receive DTMF?...
flyingxc82 Embedded System
[Home smart lighting control and indoor environment monitoring system]--4. [RSL10] I2C control PCA9685 PWM output
I have been working on PWM output issues for the past two weeks, mainly to familiarize myself with and port ARM's CMSIS library. I encountered many problems during the whole process, and I would like ...
传媒学子 onsemi and Avnet IoT Innovation Design Competition
Chess clock based on cpld
1. Design Task: Design and make a timing system for chess competitions. The functional requirements are as follows: 1. The timing clock can respectively complete the timing of the specified time for A...
agiculture FPGA/CPLD
MPLAB Harmony Learning Part 3 - Creating a Harmony Project
[font=微软雅黑][size=5]This article is transferred from Microchip Wheat Field Forum——Author: chongcw[/size][/font] [font=Arial][color=rgb(0, 0, 0)][font=Arial][size=3][color=rgb(0, 0, 0)][size=3] [/size][...
橙色凯 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1648  731  1920  176  1306  34  15  39  4  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号