531EC777M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EC777M000DGR

531EC777M000DGR: DescriptionLVPECL Output Clock Oscillator, 777MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EC777M000DGR Overview

LVPECL Output Clock Oscillator, 777MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EC777M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	777 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fully complementary power amplifier

Transformerless switching power supply circuit diagram

DC converter circuit for servo instrument

100% modulation circuit for digital signals

Amplification circuit for lead sulfide photoelectric components

lW transmitter circuit with frequency range of 16MHz

64-bit addition operation under ARM?: Experts: In ARM, who can write a program like this: There is a number: 123456789ABCDFE and another number 987654321FEDCBA. How to compare the size of these two numbers?...; kellycan ARM Technology

"installation problem, cannot exec 'get_feature.exe': In" appears when tornado2.2.1_mips compiles code: 具体提示: if exist D:/CCVIEW/CODE_S~1/SOURCE~1/Build/DCS-4500-26T-50T/dep/platform/zebos/pal.deprm -f D:/CCVIEW/CODE_S~1/SOURCE~1/Build/DCS-4500-26T-50T/dep /platform/zebos/pal.dep if exist D:/CCVIEW/CODE...; matin Embedded System

Steps to play Angry Birds on 6410: Platform: Tiny6410+4.3", Configuration: 256M RAM + 256M Flash, running Android 2.3.2 Bird version: Angry Birds 1.3.5 Download link: http://u.115.com/file/t28bcd2365 Note: To play Angry Birds on 6410, ...; xyz.eeworld ARM Technology

【STM32WB55 Review】_01_First Look: [align=left][font=Tahoma]The development board [/font] STM32WB55 Nucleo Pack [font=Tahoma] evaluated in this event is provided by [/font] STMicroelectronics. Thanks to STMicroelectronics for its suppo...; lvxinn2006 stm32/stm8

Does anyone have information on using vhdl to design a CPU?: Does anyone have information on designing a CPU using vhdl? I need an instruction set, preferably a complete version!...; yyxl FPGA/CPLD

Using C# to create a subtitle display screen saver: [i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i]This article introduces how to use C# to create a screen saver. This screen saver imitates the subtitle screen saver that comes with th...; dtcxn Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components