531QB1357M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531QB1357M00DGR

531QB1357M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1357MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QB1357M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1357MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QB1357M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1357 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TMPO1 internal functional block diagram and basic application circuit

Wireless remote control toy tank circuit

Short circuit protection circuit for 220V power supply control circuit

555 voice-controlled delay lighting energy-saving lamp circuit (1)

Schmitt trigger circuit with inverting and non-inverting outputs

Adjustable constant current source composed of BG602

Samsung K9F5608 Timing: I'm a novice. The following code is the chip ID reading code of Samsung K9F5608. How does it correspond to the timing in the chip manual? I hope the masters can give me more advice. I'll be very grate...; wangjun01 Embedded System

Nike and PepsiCo behind the World Cup: During the World Cup, Nike has a heavily invested football star advertisement called "Kick Out the Legend". The film stars the world's most famous football stars. In order of appearance, they are: Cri...; 天天谈芯 Talking

SMDK6410 development board screen rotation?: I am using smdk 6410 Samsung development board + wince R2, and the BSP is also provided by Samsung. Now I want to rotate my screen by 90 degrees. I modify the registry [HKEY_LOCAL_MACHINE"System"GDI"R...; mn14174 Embedded System

TI can solve common problems of high-precision ultrasonic flow measurement at low flow rates: [i=s]This post was last edited by qwqwqw2088 on 2020-3-17 10:54[/i]Lecturer: TI Engineers Cash Hao; KC XuQA 1. What is the biggest advantage of MSP430FR6047 compared with other MSP430 series products?...; qwqwqw2088 Analogue and Mixed Signal

Yuan Fang, what do you think of this circuit? (2): [font=宋体] Yuan Fang: Sir! Sir, wake up! [/font] [font=宋体] Di: Yuan Fang... How did I get here? (Getting up from a pile of instruments and circuit boards) [/font] [font=宋体] Yuan Fang: Sir, you came to ...; zjd01 Analogue and Mixed Signal

How to interpret the following code in F28335cmd?: [p=26, null, left][color=rgb(79, 79, 79)][font=宋体] Because there is .sect "ramfuncs" in DSP2833x_usDelay.asm, that is, the function is defined in the segment "ramfuncs", and this segment needs to be r...; Jacktang DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components