EEWORLDEEWORLDEEWORLD

Part Number

Search

X24F032PE

Description
SerialFlash TM Memory with Block Lock TM Protection
File Size83KB,18 Pages
ManufacturerXicon Passive Components
Websitehttp://www.xicor.com
Download Datasheet View All

X24F032PE Overview

SerialFlash TM Memory with Block Lock TM Protection

A
PPLICATION
N
OTE
A V A I LAB L E
AN76 • AN78 • AN81 • AN87
64K/32K/16K
X24F064/032/016
8K/4K/2K x 8 Bit
SerialFlash
TM
Memory with Block Lock
TM
Protection
FEATURES
DESCRIPTION
The X24F064/032/016 is a CMOS SerialFlash
Memory Family, internally organized 8K/4K/2K x 8.
The family features a serial interface and software
protocol allowing operation on a simple two wire bus.
Device select inputs (S
0
, S
1
, S
2
) allow up to eight
devices to share a common two wire bus.
A Program Protect Register accessed at the highest
address location, provides three new programming
protection features: Software Programming Protection,
Block Lock Protection, and Hardware Programming
Protection. The Software Programming Protection
feature prevents any nonvolatile writes to the device
until the WEL bit in the program protect register is set.
The Block Lock
TM
Protection feature allows the user to
individually protect four blocks of the array by program-
ming two bits in the programming protect register. The
Programmable Hardware Program Protect feature
allows the user to install each device with PP tied to
V
CC
, program the entire memory array in place, and
then enable the hardware programming protection by
programming a PPEN bit in the program protect
register. After this, selected blocks of the array,
including the program protect register itself, are
permanently protected from being programmed.
1.8V to 3.6V or 5V “Univolt” Read and
Program Power Supply Versions
Low Power CMOS
—Active Read Current Less Than 1mA
—Active Program Current Less Than 3mA
—Standby Current Less Than 1
µ
A
Internally Organized 8K/4K/2K x 8
New Programmable Block Lock Protection
—Software Write Protection
—Programmable hardware Write Protect
Block Lock (0, 1/4, 1/2, or all of the Flash
Memory array)
2 Wire Serial Interface
Bidirectional Data Transfer Protocol
32 Byte Sector Programming
Self Timed Program Cycle
—Typical Programming Time of 5ms
Per Sector
High Reliability
—Endurance: 100,000 cycles per byte
—Data Retention: 100 Years
Available Packages
—8-Lead PDIP
—8-Lead SOIC (JEDEC)
—14-Lead TSSOP (X24F032/016)
—20-Lead TSSOP (X24F064)
FUNCTIONAL DIAGRAM
DATA REGISTER
SDA
SECTOR DECODE LOGIC
SCL
X
DECODE
LOGIC
32
8
S
0
/S
0
S
1
/S
1
S
2
/S
2
COMMAND
DECODE
AND CONTROL
LOGIC
SECTORED
MEMORY
ARRAY
PROGRAM
PROTECT
REGISTER
PP
SerialFlash
Memory and Block Lock
Protection are trademarks of Xicor, Inc.
©
Xicor, 1995, 1996 Patents Pending
6686-3.8 8/29/96 T3/C0/D0 SH
PROGRAMMING
CONTROL LOGIC
HIGH VOLTAGE
CONTROL
6686 ILL F01.5
1
Characteristics subject to change without notice
Questions and answers about thyristor knowledge
Questions and answers about thyristor knowledge 1. What is the concept and structure of thyristor? Thyristor is also called thyristor. Since its introduction in the 1950s, it has developed into a larg...
decho0821 Industrial Control Electronics
I have a basic question. It's my first time to contact you and I don't understand a lot.
I want to read the status of a button in the PC through the 25-pin serial port . How can I do this? How should I connect the external line? Also, is there any other simple way to judge the status of a...
aeonsun Industrial Control Electronics
51 MCU interrupt!!!
Why can't I use external interrupt 0 to interrupt timer interrupt 0? Does the timer interrupt service function have while(1)? [/color] [color=#ff0000] [/color] [color=#ff0000] [/color] [color=#ff0000]...
Lenmon丶绪 51mcu
菜鸟求助:IC和DSP,ASIC,FPGA 是什麽关系??
IC: Integrated Circuit; ASIC: Application Specific Integrated Circuit; DSP: Digital Signal Process; FPGA: Field Programmable Array Question: What is the essential connection and difference between the...
yyy FPGA/CPLD
Data Structure
How to control the speed of data collection and data processing (assuming I use the UCOS2 system)? Do I need to use semaphores? Is it the data structure of data stacking and popping? And how do I know...
大家都是好朋友 DSP and ARM Processors
Question about typedef struct in c51
When I was reading a program, I saw a structure like this: typedef struct entry_str{ struct entry_str xdata *next; char text[33]; }entry; What I want to ask is: 1. Which one of entry_str and entry is ...
kailern Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2841  350  864  2436  1433  58  8  18  50  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号