taneous sampling 16-bit A/D converters designed for
digitizing high frequency, wide dynamic range signals. They
are perfect for demanding communications applications
with AC performance that includes 77dB SNR and 90dB
spurious free dynamic range (SFDR). Ultralow jitter of
0.07ps
RMS
allows undersampling of IF frequencies with
excellent noise performance.
DC specs include ±2LSB INL (typ), ±0.5LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 3.3LSB
RMS
.
To minimize the number of data lines the digital outputs
are serial LVDS. Each channel outputs one bit, two bits or
four bits at a time. The LVDS drivers have optional internal
termination and adjustable output levels to ensure clean
signal integrity.
The ENC
+
and ENC
–
inputs may be driven differentially or
single ended with a sine wave, PECL, LVDS, TTL or CMOS
inputs. An internal clock duty cycle stabilizer allows high
performance at full speed for a wide range of clock duty
cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Base Stations
Software-Defined Radios
Portable Medical Imaging
Multi-Channel Data Acquisition
Nondestructive Testing
TYPICAL APPLICATION
2-Tone FFT, f
IN
= 70MHz and 69MHz
1.8V
V
DD
CH1
ANALOG
INPUT
CH2
ANALOG
INPUT
ENCODE
INPUT
S/H
16-BIT
ADC CORE
16-BIT
ADC CORE
1.8V
OV
DD
OUT1A
OUT1B
OUT1C
OUT1D
OUT2A
OUT2B
OUT2C
OUT2D
DATA CLOCK OUT
FRAME
0
–10
–20
–30
AMPLITUDE (dBFS)
–40
–50
–60
–70
–80
S/H
DATA
SERIALIZER
SERIALIZED
LVDS
OUTPUTS
PLL
–90
–100
–110
–120
GND
OGND
219210 TA01a
0
20
10
FREQUENCY (MHz)
30
219210
G07
219210p
1
LTC2192
LTC2191/LTC2190
ABSOLUTE MAXIMUM RATINGS
(Notes 1, 2)
PIN CONFIGURATION
TOP VIEW
OUT1A
+
OUT1A
–
OUT1B
+
OUT2C
–
OUT1B
–
40 OUT1C
+
39 OUT1C
–
38 OUT1D
+
37 OUT1D
–
36 DCO
+
35 DCO
–
53
GND
34 OV
DD
33 OGND
32 FR
+
31 FR–
30 OUT2A
+
29 OUT2A
–
28 OUT2B
+
27 OUT2B
–
15 16 17 18 19 20 21 22 23 24 25 26
V
DD
V
DD
CS
SCK
ENC
+
ENC
–
SDI
GND
–
Supply Voltages
V
DD
, OV
DD
................................................ –0.3V to 2V
Analog Input Voltage
A
IN
+, A
IN
–, PAR/SER, SENSE
(Note 3) ....................................–0.3V to (V
DD
+ 0.2V)
Digital Input Voltage
ENC
+
, ENC
–
,
CS,
SDI, SCK (Note 4) ...... –0.3V to 3.9V
SDO (Note 4) ............................................ –0.3V to 3.9V
Digital Output Voltage ................ –0.3V to (OV
DD
+ 0.3V)
Operating Temperature Range
LTC2192C, LTC2191C, LTC2190C............. 0°C to 70°C
LTC2192I, LTC2191I, LTC2190I ............ –40°C to 85°C
Storage Temperature Range................... –65°C to 150°C
SENSE
V
REF
GND
GND
52 51 50 49 48 47 46 45 44 43 42 41
V
CM1
1
GND 2
A
IN1+
3
A
IN1–
4
GND 5
REFH 6
REFL 7
REFH 8
REFL 9
PAR/SER 10
A
IN2+
11
A
IN2–
12
GND 13
V
CM2
14
OUT2D
+
OUT2C
+
GND
SDO
V
DD
V
DD
UKG PACKAGE
52-LEAD (7mm
×
8mm) PLASTIC QFN
T
JMAX
= 150°C,
θ
JA
= 29°C/W
EXPOSED PAD (PIN 53) IS GND, MUST BE SOLDERED TO PCB
ORDER INFORMATION
LEAD FREE FINISH
LTC2192CUKG#PBF
LTC2192IUKG#PBF
LTC2191CUKG#PBF
LTC2191IUKG#PBF
LTC2190CUKG#PBF
LTC2190IUKG#PBF
TAPE AND REEL
LTC2192CUKG#TRPBF
LTC2192IUKG#TRPBF
LTC2191CUKG#TRPBF
LTC2191IUKG#TRPBF
LTC2190CUKG#TRPBF
LTC2190IUKG#TRPBF
PART MARKING*
LTC2192UKG
LTC2192UKG
LTC2191UKG
LTC2191UKG
LTC2190UKG
LTC2190UKG
PACKAGE DESCRIPTION
52-Lead (7mm
×
8mm) Plastic QFN
52-Lead (7mm
×
8mm) Plastic QFN
52-Lead (7mm
×
8mm) Plastic QFN
52-Lead (7mm
×
8mm) Plastic QFN
52-Lead (7mm
×
8mm) Plastic QFN
52-Lead (7mm
×
8mm) Plastic QFN
TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
0°C to 70°C
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
OUT2D
219210p
2
LTC2192
LTC2191/LTC2190
CONVERTER CHARACTERISTICS
PARAMETER
Resolution (No Missing Codes)
Integral Linearity Error
Differential Linearity Error
Offset Error
Gain Error
Offset Drift
Full-Scale Drift
Gain Matching
Offset Matching
Transition Noise
Internal Reference
External Reference
Differential Analog Input
(Note 6)
Differential Analog Input
(Note 7)
Internal Reference
External Reference
CONDITIONS
l
l
l
l
l
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
LTC2192
MIN
TYP
MAX
16
tbd
–1
–9
–2.1
±2
±0.5
±1.5
±1.5
–0.6
±10
±30
±10
±0.3
±1.5
3.3
tbd
1
9
0.9
LTC2191
MIN
TYP
MAX
16
tbd
–1
–9
–2.1
±2
±0.5
±1.5
±1.5
–0.6
±10
±30
±10
±0.3
±1.5
3.3
tbd
1
9
0.9
LTC2190
MIN
TYP
MAX
16
tbd
–1
–9
–2.1
±2
±0.5
±1.5
±1.5
–0.6
±10
±30
±10
±0.3
±1.5
3.2
tbd
1
9
0.9
UNITS
Bits
LSB
LSB
mV
%FS
%FS
µV/°C
ppm/°C
ppm/°C
%FS
mV
LSB
RMS
ANALOG INPUT
SYMBOL
V
IN
V
IN(CM)
V
SENSE
I
INCM
I
IN1
I
IN2
I
IN3
t
AP
t
JITTER
CMRR
BW–3B
PARAMETER
The
l
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 5)
CONDITIONS
1.7V < V
DD
< 1.9V
Differential Analog Input (Note 8)
External Reference Mode
Per Pin, 65Msps
Per Pin, 40Msps
Per Pin, 25Msps
0 < A
IN
+, A
IN
– < V
DD
0 < PAR/SER < V
DD
0.625V < SENSE < 1.3V
Single-Ended Encode
Differential Encode
Figure 6 Test Circuit
l
l
l
l
l
l
MIN
0.7
0.625
TYP
1 to 2
V
CM
1.250
104
64
40
MAX
1.25
1.300
UNITS
V
P-P
V
V
µA
µA
µA
Analog Input Range (A
IN
+ – A
IN
–)
Analog Input Common Mode (A
IN
+ + A
IN
–)/2
External Voltage Reference Applied to SENSE
Analog Input Common Mode Current
Analog Input Leakage Current (No Encode)
PAR/SER Input Leakage Current
SENSE Input Leakage Current
Sample-and-Hold Acquisition Delay Time
Sample-and-Hold Acquisition Delay Jitter
Analog Input Common Mode Rejection Ratio
Full-Power Bandwidth
–1
–3
–6
0
0.07
0.09
80
550
1
3
6
µA
µA
µA
ns
ps
RMS
ps
RMS
dB
MHz
219210p
3
LTC2192
LTC2191/LTC2190
DYNAMIC ACCURACY
SYMBOL
SNR
PARAMETER
Signal-to-Noise Ratio
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS. (Note 5)
CONDITIONS
5MHz Input
30MHz Input
70MHz Input
140MHz Input
l
MIN
tbd
LTC2192
TYP
MAX
77
76.9
76.8
76.3
90
90
89
84
95
95
95
95
76.8
76.7
76.4
76.3
–110
MIN
tbd
LTC2191
TYP
MAX
76.9
76.8
76.7
76.2
90
90
89
84
95
95
95
95
76.7
76.6
76.3
75.2
–110
MIN
tbd
LTC2190
TYP
MAX
77.1
77
76.9
76.4
90
90
89
84
95
95
95
95
76.9
76.8
76.5
76.4
–110
UNITS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBc
SFDR
Spurious Free Dynamic Range 5MHz Input
2nd or 3rd Harmonic
30MHz Input
70MHz Input
140MHz Input
Spurious Free Dynamic Range 5MHz Input
4th Harmonic or Higher
30MHz Input
70MHz Input
140MHz Input
l
tbd
tbd
tbd
l
tbd
tbd
tbd
S/(N+D)
Signal-to-Noise Plus
Distortion Ratio
5MHz Input
30MHz Input
70MHz Input
140MHz Input
10MHz Input
l
tbd
tbd
tbd
Crosstalk
INTERNAL REFERENCE CHARACTERISTICS
PARAMETER
V
CM
Output Voltage
V
CM
Output Temperature Drift
V
CM
Output Resistance
V
REF
Output Voltage
V
REF
Output Temperature Drift
V
REF
Output Resistance
V
REF
Line Regulation
–400µA < I
OUT
< 1mA
1.7V < V
DD
< 1.9V
–600µA < I
OUT
< 1mA
I
OUT
= 0
1.225
CONDITIONS
I
OUT
= 0
MIN
The
l
denotes the specifications which apply over the full
operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
TYP
0.5
•
V
DD
±25
4
1.250
±25
7
0.6
1.275
MAX
0.5
•
V
DD
+ 25mV
UNITS
V
ppm/°C
Ω
V
ppm/°C
Ω
mV/V
0.5
•
V
DD
– 25mV
DIGITAL INPUTS AND OUTPUTS
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
PARAMETER
CONDITIONS
SYMBOL
MIN
TYP
MAX
UNITS
ENCODE INPUTS (ENC
+
, ENC
–
)
Differential Encode Mode (ENC
–
Not Tied to GND)
V
ID
V
ICM
V
IN
R
IN
C
IN
V
IH
V
IL
Differential Input Voltage
Common Mode Input Voltage
Input Voltage Range
Input Resistance
Input Capacitance
High Level Input Voltage
Low Level Input Voltage
(Note 8)
Internally Set
Externally Set (Note 8)
ENC
+
, ENC
–
to GND
See Figure 10
(Note 8)
V
DD
=1.8V
V
DD
=1.8V
l
l
l
l
l
0.2
1.1
0.2
10
3.5
1.2
0.6
1.2
1.6
3.6
V
V
V
V
kΩ
pF
V
V
219210p
Single-Ended Encode Mode (ENC
–
Tied to GND)
4
LTC2192
LTC2191/LTC2190
DIGITAL INPUTS AND OUTPUTS
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 5)
PARAMETER
Input Voltage Range
Input Resistance
Input Capacitance
High Level Input Voltage
Low Level Input Voltage
Input Current
Input Capacitance
Logic Low Output Resistance to GND
Logic High Output Leakage Current
Output Capacitance
Differential Output Voltage
Common Mode Output Voltage
On-Chip Termination Resistance
CONDITIONS
ENC
+
to GND
See Figure 11
(Note 8)
V
DD
=1.8V
V
DD
=1.8V
V
IN
= 0V to 3.6V
(Note 8)
V
DD
=1.8V, SDO = 0V
SDO = 0V to 3.6V
(Note 8)
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
Termination Enabled, OV
DD
= 1.8V
l
l
l
l
l
l
l
l
l
SYMBOL
V
IN
R
IN
C
IN
V
IH
V
IL
I
IN
C
IN
R
OL
I
OH
C
OUT
V
OD
V
OS
R
TERM
MIN
0
TYP
30
3.5
MAX
3.6
UNITS
V
kΩ
pF
V
DIGITAL INPUTS (CS, SDI, SCK in Serial or Parallel Programming Mode. SDO in Parallel Programming Mode)
1.3
0.6
–10
3
200
–10
3
247
125
1.125
1.125
350
175
1.250
1.250
100
454
250
1.375
1.375
10
10
V
µA
pF
Ω
µA
pF
mV
mV
V
V
Ω
SDO OUTPUT (Serial Programming Mode. Open-Drain Output. Requires 2k Pull-Up Resistor if SDO is Used)
DIGITAL DATA OUTPUTS
POWER REQUIREMENTS
The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 9)
PARAMETER
Analog Supply Voltage
Output Supply Voltage
Analog Supply Current
Digital Supply Current
CONDITIONS
(Note 10)
(Note 10)
Sine Wave Input
1-Lane Mode, 1.75mA Mode
1-Lane Mode, 3.5mA Mode
2-Lane Mode, 1.75mA Mode
2-Lane Mode, 3.5mA Mode
4-Lane Mode, 1.75mA Mode
4-Lane Mode, 3.5mA Mode
1-Lane Mode, 1.75mA Mode
1-Lane Mode, 3.5mA Mode
2-Lane Mode, 1.75mA Mode
2-Lane Mode, 3.5mA Mode
4-Lane Mode, 1.75mA Mode
4-Lane Mode, 3.5mA Mode
l
l
l
SYMBOL
V
DD
OV
DD
I
VDD
I
OVDD
LTC2192
MIN
TYP MAX
1.7
1.7
1.8
1.8
99
10.2
17.6
13.6
24.7
21.1
39.6
198
211
203
223
217
250
1
50
20
1.9
1.9
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
LTC2191
MIN
TYP MAX
1.7
1.7
1.8
1.8
72
9.2
16.6
12.8
23.9
20.3
38.8
146
159
152
172
166
199
1
50
20
1.9
1.9
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
LTC2190
MIN
TYP MAX
1.7
1.7
1.8
1.8
49
8.7
16.1
12.3
23.4
19.9
38.4
104
118
111
131
124
158
1
50
20
1.9
1.9
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
tbd
UNITS
V
V
mA
mA
mA
mA
mA
mA
mA
mW
mW
mW
mW
mW
mW
mW
mW
mW
l
l
l
l
P
DISS
Power Dissipation
l
l
l
l
P
SLEEP
P
NAP
P
DIFFCLK
Sleep Mode Power
Nap Mode Power
Power Increase with Diffential Encode Mode Enabled
京公网安备 11010802033920号
EEWORLD
