530JC150M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530JC150M000DG

530JC150M000DG: DescriptionCMOS Output Clock Oscillator, 150MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JC150M000DG Overview

CMOS Output Clock Oscillator, 150MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JC150M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	150 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three configuration circuits of field effect transistor a

Motor forward running circuit

Simple charger circuit that stops when fully charged

Compressor protection circuit

Monolithic electric pump controller circuit diagram

Problems with work libraries in vhdl: Questions for everyone: 1. The book says that max+plus2 is not supported in this example, why??? 2. The book says that the work library is opened by default, so can the sentence use work.packexp.all; ...; aeiou Embedded System

Compilation encountered error #10010: I am running a pwm program given by a ti engineer. I created an empty rtos project and encountered the following error after importing it. Description Resource Path Location Type #10010 errors encount...; zhangyue Microcontroller MCU

PAL display FPGA implementation issues: I wrote a PAL interlaced display module on FPGA, using a 50HZ frame rate, generating composite blanking and composite synchronization control signals for odd and even fields, and sent them to DAV7123 ...; eeleader FPGA/CPLD

PULLUP in UCF reports an error during MAP: I am using XC6SLX9 chip, there is such a line in UCF: NET "A0SD"LOC = P33|PULLUP;This NET is used for the SDA pin of I2C, which usually needs to be pulled up, so it is written like this.But when MAPPI...; orta FPGA/CPLD

I am a newbie in electronics, can you recommend some useful electronic books or suggestions?: I have just started working in the electronic audio industry. Although I know some electronic principles, I am not proficient enough, especially circuit diagrams. I want to read some books in my spare...; Blindman Analog electronics

Can you send me a program to control ADS1605 with FPGA? Thanks: [table=98%,rgb(239, 245, 249)] [tr][td]If anyone has written this, please help me post it. Thanks in advance. QQ: [email]1099850660@qq.com[/email][/td][/tr] [/table]...; JasonnLee FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components