844051CGLFT datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 844051CGLFT

Preview

844051CGLFT: DescriptionClock Generator, 156.25MHz, CMOS, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8; CategoryThe embedded processor and controller Microcontrollers and processors; File Size521KB，15 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

844051CGLFT Overview

Clock Generator, 156.25MHz, CMOS, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8

844051CGLFT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
package instruction	4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	ALSO OPERATES AT 3.3 V SUPPLY
JESD-30 code	R-PDSO-G8
length	4.4 mm
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	156.25 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	23.4375 MHz
Maximum seat height	1.2 mm
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

844051CGLFT Preview

FemtoClock

™

Crystal-to-LVDS

Clock Generator

General Description

The ICS844051 is a Gigabit Ethernet Clock Generator. The

ICS844051 can synthesize 10 Gigabit Ethernet, SONET, or Serial

ATA reference clock frequencies with the appropriate choice of

crystal and output divider. The ICS844051 has excellent phase jitter

performance and is packaged in a small 8-pin TSSOP, making it

ideal for use in systems with limited board space.

ICS844051

Product Discontinuance Notice – Last Time Buy Expires on (9/3/2013)

PRELIMINARY DATA SHEET

Features

•

One differential LVDS clock output pair

Crystal interface designed for 18pF parallel resonant crystals

(18.125MHz – 23.4375MHz)

Output frequency range: 145MHz – 187.5MHz and

72.5MHz – 93.75MHz

VCO range: 580MHz – 750MHz

RMS phase jitter @ 156.25MHz, (1.875MHz - 20MHz):

0.45ps (typical)

Full 3.3V or 2.5V operating supply

Available in lead-free (RoHS 6) package

0°C to 70°C ambient operating temperature

Frequency Table

Inputs

Crystal Frequency (MHz)

20.141601

19.53125

19.44

18.75

FREQ_SEL

0

1

0

1

0

1

0

1

Output Frequency (MHz)

161.132812

80.566406

156.25

78.125

155.52

77.76

150

75

Block Diagram

FREQ_SEL

Pulldown

XTAL_IN

Pin Assignment

V

DDA

GND

XTAL_OUT

XTAL_IN

1

2

3

4

8

7

6

5

V

DD

Q

nQ

FREQ_SEL

OSC

XTAL_OUT

Phase

Detector

VCO

0 ÷4 (default)

1 ÷8

Q

nQ

÷32

(fixed)

ICS844051

8-lead TSSOP

4.40mm x 3.0mm x 0.925mm

package body

G Package

Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification.

Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

ICS844051CG REVISION B SEPTEMBER 27, 2012

1

ICS844051Preliminary Data Sheet

FEMTOCLOCK

™

CRYSTAL-TO-LVDS CLOCK GENERATOR

Table 1. Pin Descriptions

Number

1

2

3,

4

5

6, 7

8

Name

V

DDA

GND

XTAL_OUT,

XTAL_IN

FREQ_SEL

nQ, Q

V

DD

Power

Input

Output

Power

Pulldown

Type

Description

Analog power supply.

Power supply ground.

Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.

Frequency select pin. LVCMOS/LVTTL interface levels.

Differential clock output. LVDS interface levels.

Core supply pin.

NOTE: Pullup refers to an internal input resistor. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol

C

IN

R

PULLDOWN

Parameter

Input Capacitance

Input Pulldown Resistor

Test Conditions

Minimum

Typical

4

51

Maximum

Units

pF

k



ICS844051CG REVISION B SEPTEMBER 27, 2012

2

ICS844051Preliminary Data Sheet

FEMTOCLOCK

™

CRYSTAL-TO-LVDS CLOCK GENERATOR

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under

Absolute Maximum Ratings

may cause permanent damage to the device.

These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond

those listed in the

DC Characteristics or AC Characteristics

is not implied. Exposure to absolute maximum rating conditions for

extended periods may affect product reliability.

Item

Supply Voltage, V

DD

Inputs, V

I

XTAL_IN

Other Inputs

Outputs, I

O

Continuous Current

Surge Current

Package Thermal Impedance,



JA

Storage Temperature, T

STG

Rating

4.6V

0V to V

DD

-0.5V to V

DD

+ 0.5V

10mA

15mA

129.5°C/W (0 mps)

-65°C to 150°C

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, V

DD

= 3.3V±5%, T

A

= 0°C to 70°C

Symbol

V

DD

V

DDA

I

DD

I

DDA

Parameter

Core Supply Voltage

Analog Supply Voltage

Power Supply Current

Analog Supply Current

Test Conditions

Minimum

3.135

V

DD

– 0.17

Typical

3.3

Maximum

3.465

V

DD

100

17

Units

V

mA

Table 3B. Power Supply DC Characteristics, V

DD

= 2.5V±5%, T

A

= 0°C to 70°C

Symbol

V

DD

V

DDA

I

DD

I

DDA

Parameter

Core Supply Voltage

Analog Supply Voltage

Power Supply Current

Analog Supply Current

Test Conditions

Minimum

2.375

V

DD

– 0.11

Typical

2.5

Maximum

2.625

V

DD

92

11

Units

V

mA

Table 3C. LVCMOS/LVTTL Input DC Characteristics, V

DD

= 3.3V±5% or 2.5V±5%, T

A

= 0°C to 70°C

Symbol

V

IH

Parameter

Input High Voltage

Test Conditions

V

DD

= 3.3V

V

DD

= 2.5V

Input Low Voltage

Input High Current

Input Low Current

FREQ_SEL

V

DD

= 3.3V

V

DD

= 2.5V

V

DD

= V

IN

= 3.465V or 2.625V

V

DD

= 3.465V or 2.625V, V

IN

= 0V

-5

Minimum

2

1.7

-0.3

Typical

Maximum

V

DD

+ 0.3

V

DD

+ 0.3

0.8

0.7

150

Units

V

µA

V

IL

I

IH

I

IL

ICS844051CG REVISION B SEPTEMBER 27, 2012

3

ICS844051Preliminary Data Sheet

FEMTOCLOCK

™

CRYSTAL-TO-LVDS CLOCK GENERATOR

Table 3D. LVDS DC Characteristics,

V

DD

= 3.3V±5%, T

A

= 0°C to 70°C

Symbol

V

OD

V

OD

V

OS

V

OS

Parameter

Differential Output Voltage

V

OD

Magnitude Change

Offset Voltage

V

OS

Magnitude Change

Test Conditions

Minimum

Typical

400

6

1.4

15

Maximum

Units

mV

V

mV

Table 3E. LVDS DC Characteristics,

V

DD

= 2.5V±5%, T

A

= 0°C to 70°C

Symbol

V

OD

V

OD

V

OS

V

OS

Parameter

Differential Output Voltage

V

OD

Magnitude Change

Offset Voltage

V

OS

Magnitude Change

Test Conditions

Minimum

Typical

385

6

1.25

15

Maximum

Units

mV

V

mV

Table 4. Crystal Characteristics

Parameter

Mode of Oscillation

Frequency

Equivalent Series Resistance (ESR)

Shunt Capacitance

18.125

Test Conditions

Minimum

Typical

Fundamental

23.4375

50

7

MHz



pF

Maximum

Units

ICS844051CG REVISION B SEPTEMBER 27, 2012

4

ICS844051Preliminary Data Sheet

FEMTOCLOCK

™

CRYSTAL-TO-LVDS CLOCK GENERATOR

AC Characteristics

Table 5A. AC Characteristics, V

DD

= 3.3V±5%, T

A

= 0°C to 70°C

Symbol

f

OUT

tjit(Ø)

t

R

/ t

F

odc

Parameter

Output Frequency

RMS Phase Jitter (Random);

NOTE 1

Output Rise/Fall Time

Output Duty Cycle

156.25MHz, Integration Range:

1.875MHz – 20MHz

20% to 80%

Test Conditions

Minimum

Typical

156.25

0.45

300

50

Maximum

Units

MHz

ps

%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device

is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal

equilibrium has been reached under these conditions.

NOTE 1: Please refer to the phase noise plot.

Table 5B. AC Characteristics, V

DD

= 2.5V±5%, T

A

= 0°C to 70°C

Symbol

f

OUT

tjit(Ø)

t

R

/ t

F

odc

Parameter

Output Frequency

RMS Phase Jitter (Random);

NOTE 1

Output Rise/Fall Time

Output Duty Cycle

156.25MHz, Integration Range:

1.875MHz – 20MHz

20% to 80%

Test Conditions

Minimum

Typical

156.25

0.45

300

50

Maximum

Units

MHz

ps

%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device

is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal

equilibrium has been reached under these conditions.

NOTE 1: Please refer to the phase noise plot.

ICS844051CG REVISION B SEPTEMBER 27, 2012

5

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

844051CGLFT Related Products

	844051CGLFT	844051CGLF
Description	Clock Generator, 156.25MHz, CMOS, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8	Clock Generator, 156.25MHz, CMOS, PDSO8, 4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
package instruction	4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8	4.40 X 3 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-8
Reach Compliance Code	unknown	unknown
ECCN code	EAR99	EAR99
Other features	ALSO OPERATES AT 3.3 V SUPPLY	ALSO OPERATES AT 3.3 V SUPPLY
JESD-30 code	R-PDSO-G8	R-PDSO-G8
length	4.4 mm	4.4 mm
Number of terminals	8	8
Maximum operating temperature	70 °C	70 °C
Maximum output clock frequency	156.25 MHz	156.25 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260
Master clock/crystal nominal frequency	23.4375 MHz	23.4375 MHz
Maximum seat height	1.2 mm	1.2 mm
Maximum supply voltage	2.625 V	2.625 V
Minimum supply voltage	2.375 V	2.375 V
Nominal supply voltage	2.5 V	2.5 V
surface mount	YES	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED
width	3 mm	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER

Recommended Resources

Do you know about 600V small smart power devices?

Anti-theft alarm circuit for valuable home appliances

Circulating water control circuit

Ericsson mobile phone battery charger circuit

Laptop battery charging circuit composed of BQ24700

Telephone Repair Reference Circuit Diagram

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components