EEWORLDEEWORLDEEWORLD

Part Number

Search

C-15-DFB-R-SLCH-O-GR

Description
DFB Laser Module Emitter, 1535nm Min, 1565nm Max, LC/PC Connector, Panel Mount, Through Hole Mount, ROHS COMPLIANT PACKAGE
CategoryWireless rf/communication    Optical fiber   
File Size222KB,7 Pages
ManufacturerSource Photonics
Environmental Compliance  
Download Datasheet Parametric View All

C-15-DFB-R-SLCH-O-GR Overview

DFB Laser Module Emitter, 1535nm Min, 1565nm Max, LC/PC Connector, Panel Mount, Through Hole Mount, ROHS COMPLIANT PACKAGE

C-15-DFB-R-SLCH-O-GR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSource Photonics
Reach Compliance Codeunknown
Built-in featuresMONITOR PHOTODIODE
Communication standardsGR-468
Connection TypeLC/PC CONNECTOR
maximum descent time0.003 ns
Fiber optic equipment typesDFB LASER MODULE EMITTER
Fiber type9/125, SMF
Installation featuresPANEL MOUNT, THROUGH HOLE MOUNT
Number of channels2
Maximum operating temperature70 °C
Minimum operating temperature
Maximum operating wavelength1565 nm
Minimum operating wavelength1535 nm
Nominal operating wavelength1550 nm
Rise Time0.003 ns
surface mountNO
Minimum threshold current20 mA
Transmission typeDIGITAL
P/N: C-15-DFB-XX-SXXXX/XXX-X-XX
1550nm MQW-DFB Laser Diode Module
Features
Un-cooled laser diode with multi-quantum-well structure
High temperature operation without active cooling
Hermetically sealed active component
Built-in InGaAs monitor photodiode
Complies with Telcordia Technologies GR-468-CORE
Single frequency operation with high SMSR
TOSA
FC/ST/SC receptacle package with 2-hole flange
Fiber pigtailed with FC/ST/SC/MU/LC connector
Design for fiber-optic networks
RoHS Compliant available
Absolute Maximum Catings (Tc=25°C)
Parameter
Fiber Output Power
LD Reverse Voltage
PD Reverse Voltage
PD Forward Current
Operating Temperature
Storage Temperature
L/M/H/2
Symbol
P
f
V
RLD
V
RPD
I
FPD
T
opr
T
stg
Rating
0.6(L)/1(M)/2(H)/2.6(2)
2
10
2
0 ~ 70
-40 ~ 85
Unit
mW
V
V
mA
°C
°C
(All optical data refer to a coupled 9/125
μ
m SM fiber)
Optical and Electrical Characteristics
Parameter
Threshold Current
Optical Output Power
L
M
H
2 (without Isolator)
2 (with Isolator)
Peak Wavelength
Side mode Suppression
Forward Voltage
Rise / Fall Time
Tracking Error
PD Monitor Current
λ
S
r
V
F
T
r
/
T
f
ΔP
f
/P
f
I
m
P
f
0.2
0.5
1
2
2
1535
30
-
-
-1.5
100
-
-
1.6
2.5
2.5
1550
35
1.2
-
-
-
1
DS-6083 Rev 0.0 2010-04-08
(Tc=25°C)
Min.
-
Typ.
-
Max.
20
Unit
mA
Notes
CW
Symbol
Ith
0.5
1
-
-
-
1565
-
1.5
0.3
1.5
-
nm
dB
mW
CW, Ith+25mA, kink free
CW, Ith+30mA, kink free
Note 3
CW, P
f
= P
f
(Min), 0 ~ 70°C
V
ps
dB
μA
CW, P
f
= P
f
(Min)
Ibias=Ith, 10~90%
Lead length=1mm
APC, 0 ~ 70
°C
CW, P
f
= P
f
(Min), V
RPD
= 2V
Keithley KPCI-3100 Series Data Processing Board "Binding" DriverLINX
Today, we will use this application note to discuss high-speed data reading and synchronous data writing using DriverLINX on Keithley's KPCI-3100 series data processing boards. The KPCI-3100 series bo...
Jack_ma Test/Measurement
Screen detection problem
The screen detection program written in Verilog has the correct timing after simulation, but it is not correct after being installed on the board. Can any expert help me solve it? Thank you...
jek9528 Industrial Control Electronics
Recruiting senior hardware engineer (power supply) with an annual salary of 300,000
Annual salary of 300,000 yuan recruiting senior hardware engineer (power) Bachelor degree or above, more than eight years of work experience, at least able to use English for daily technical communica...
guoluren200907 Recruitment
EEWORLD University ---- Jixin STM32 Smart Car
Jixin STM32 Smart Car : https://training.eeworld.com.cn/course/5525Explain the design and production of smart cars based on STM32 in modules, and analyze the code...
木犯001号 DIY/Open Source Hardware
Show the WEBENCH design process + clock design output three sets of clock architecture solutions
[i=s]This post was last edited by qwqwqw2088 on 2014-7-29 16:24[/i] 1. Design topic: Clock design outputs three sets of clock schemes. Clock architecture scheme outputs 24MHz, 324MHz, 404MHz architect...
qwqwqw2088 Analogue and Mixed Signal
I'm currently studying AEC and SAC standards. Could anyone provide me with the latest versions?
求以下标准,希望哪位仁兄提供一二: AEC-Q001 Guidelines for Part Average Testing AEC-Q002 Guidelines for Statistical Yield Analysis AEC-Q100 Stress Test Qualification for Integrated Circuits AEC-Q101 Stress Test Qualif...
kasouki Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1183  179  798  1939  2219  24  4  17  40  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号