EEWORLDEEWORLDEEWORLD

Part Number

Search

CSPT857CPAI

Description
PLL Based Clock Driver, 857 Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, TSSOP-48
Categorylogic    logic   
File Size134KB,15 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

CSPT857CPAI Overview

PLL Based Clock Driver, 857 Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, TSSOP-48

CSPT857CPAI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP48,.3,20
Contacts48
Reach Compliance Codenot_compliant
series857
Input adjustmentDIFFERENTIAL
JESD-30 codeR-PDSO-G48
JESD-609 codee0
length12.5 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals48
Actual output times10
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP48,.3,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply2.5 V
propagation delay (tpd)4.5 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.075 ns
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
width6.1 mm
minfmax220 MHz
IDTCSPT857C
2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2.5V - 2.6V PHASE LOCKED
LOOP DIFFERENTIAL 1:10
SDRAM CLOCK DRIVER
FEATURES:
DESCRIPTION:
IDTCSPT857C
• 1 to 10 differential clock distribution
• Optimized for clock distribution in DDR (Double Data Rate)
SDRAM applications
• Operating frequency: 60MHz to 220MHz
• Very low skew:
– <100ps for PC1600 - PC2700
– <75ps for PC3200
• Very low jitter:
– <75ps for PC1600 - PC2700
– <50ps for PC3200
• 2.5V AV
DD
and 2.5V V
DDQ
for PC1600-PC2700
• 2.6V AV
DD
and 2.6V V
DDQ
for PC3200
• CMOS control signal input
• Test mode enables buffers while disabling PLL
• Low current power-down mode
• Tolerant of Spread Spectrum input clock
• Available in 48-pin TSSOP, 40-pin VFQFPN, and 56-pin VFBGA
packages
The CSPT857C is a PLL based clock driver that acts as a zero delay buffer
to distribute one differential clock input pair(CLK,
CLK
) to 10 differential output
pairs (Y
[0:9]
, Y
[0:9]
) and one differential pair of feedback clock output (FBOUT,
FBOUT).
External feedback pins (FBIN,
FBIN)
for synchronization of the
outputs to the input reference is provided. A CMOS Enable/Disable pin is
available for low power disable. When the input frequency falls below
approximately 20MHz, the device will enter power down mode. In this mode,
the receivers are disabled, the PLL is turned off, and the output clock drivers
are tristated, resulting in a current consumption of less than 200µA.
The CSPT857C requires no external components and has been optimised
for very low I/O phase error, skew, and jitter, while maintaining frequency and
duty cycle over the operating voltage and temperature range. The CSPT857C,
designed for use in both module assemblies and system motherboard based
solutions, provides an optimum high-performance clock source.
The CSPT857C is available in Commercial Temperature Range (0°C to
+70°C) and Industrial Temperature Range (-40°C to +85°C). See Ordering
Information for details.
APPLICATIONS:
• Meets or exceeds JEDEC standard JESD 82-1A for registered
DDR clock driver
• Meets proposed DDR1-400 specification
• For all DDR1 speeds: PC1600 (DDR200), PC2100 (DDR266),
PC2700 (DDR333), PC3200 (DDR400)
• Along with SSTV16857, SSTVF16857, SSTV16859, SSTVM16859,
SSTVF16859, DDR1 register, provides complete solution for
DDR1 DIMMs
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2003
Integrated Device Technology, Inc.
JUNE 2003
DSC-6201/14

CSPT857CPAI Related Products

CSPT857CPAI CSPT857CPA8 CSPT857CPAI8 99M007-000/21
Description PLL Based Clock Driver, 857 Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, TSSOP-48 Clock Driver, PDSO48 Clock Driver, PDSO48 Training Kit
Is it Rohs certified? incompatible incompatible incompatible -
package instruction TSSOP, TSSOP48,.3,20 TSSOP, TSSOP48,.3,20 TSSOP, TSSOP48,.3,20 -
Reach Compliance Code not_compliant not_compliant not_compliant -
JESD-30 code R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 -
JESD-609 code e0 e0 e0 -
MaximumI(ol) 0.012 A 0.012 A 0.012 A -
Humidity sensitivity level 1 1 1 -
Number of terminals 48 48 48 -
Maximum operating temperature 85 °C 70 °C 85 °C -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code TSSOP TSSOP TSSOP -
Encapsulate equivalent code TSSOP48,.3,20 TSSOP48,.3,20 TSSOP48,.3,20 -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH -
power supply 2.5 V 2.5 V 2.5 V -
Certification status Not Qualified Not Qualified Not Qualified -
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V -
surface mount YES YES YES -
Temperature level INDUSTRIAL COMMERCIAL INDUSTRIAL -
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15) -
Terminal form GULL WING GULL WING GULL WING -
Terminal pitch 0.5 mm 0.5 mm 0.5 mm -
Terminal location DUAL DUAL DUAL -
Generate a normal distribution (with a mean of 3 and a standard deviation of 4) as follows:
[i=s] This post was last edited by 821081701 on 2015-9-1 21:17 [/i]The random number generator generates R1 and R2 as follows:S is called the seed (initial value), R is the new random number, a, b, c ...
821081701 FPGA/CPLD
DSP48A1 Translation
DSP48A1 Translation...
青城山下 FPGA/CPLD
Recommend a book about developing communication equipment with PowerPC. This is the first time I have seen a book of this type.
Detailed Explanation of Embedded Design and Communication Equipment Development - Based on MPC82XX Processor [b]Excellent Links [/b] http://www.amazon.cn/mn/detailApp?qid=1238487283&ref=SR&sr=13-1&uid...
guge8079 Embedded System
Stepper motor subdivision control method based on single chip microcomputer and TA8435
1 [font=宋体]Stepper motor[/font] [font=宋体]Stepper motor is a pure digital control motor, which converts electrical pulse signal into angular displacement, that is, when a pulse is given, the stepper mo...
songbo Industrial Control Electronics
Power Supply Design for High-Speed ADC
Many applications today require high-speed sampling analog-to-digital converters (ADCs) with 12 bits of resolution or more so that users can make more accurate system measurements. However, higher res...
jingzhi1221 ADI Reference Circuit
PCB design considerations
[color=rgb(0,0,0)][font=SimSun][size=11pt]1. Overlapping pads Overlapping pads (except surface mount pads), that is, overlapping holes, will cause broken drill bits and wire damage when drilling multi...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 987  1608  1062  1397  1342  20  33  22  29  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号