CSPT857CPA8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> CSPT857CPA8

CSPT857CPA8: DescriptionClock Driver, PDSO48; Categorylogic logic; File Size134KB，15 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

CSPT857CPA8 Overview

Clock Driver, PDSO48

CSPT857CPA8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	TSSOP, TSSOP48,.3,20
Reach Compliance Code	not_compliant
JESD-30 code	R-PDSO-G48
JESD-609 code	e0
MaximumI(ol)	0.012 A
Humidity sensitivity level	1
Number of terminals	48
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP48,.3,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply	2.5 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

IDTCSPT857C

2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2.5V - 2.6V PHASE LOCKED

LOOP DIFFERENTIAL 1:10

SDRAM CLOCK DRIVER

FEATURES:

DESCRIPTION:

IDTCSPT857C

• 1 to 10 differential clock distribution

• Optimized for clock distribution in DDR (Double Data Rate)

SDRAM applications

• Operating frequency: 60MHz to 220MHz

• Very low skew:

– <100ps for PC1600 - PC2700

– <75ps for PC3200

• Very low jitter:

– <75ps for PC1600 - PC2700

– <50ps for PC3200

• 2.5V AV

and 2.5V V

DDQ

for PC1600-PC2700

• 2.6V AV

and 2.6V V

DDQ

for PC3200

• CMOS control signal input

• Test mode enables buffers while disabling PLL

• Low current power-down mode

• Tolerant of Spread Spectrum input clock

• Available in 48-pin TSSOP, 40-pin VFQFPN, and 56-pin VFBGA

packages

The CSPT857C is a PLL based clock driver that acts as a zero delay buffer

to distribute one differential clock input pair(CLK,

CLK

) to 10 differential output

pairs (Y

[0:9]

, Y

[0:9]

) and one differential pair of feedback clock output (FBOUT,

FBOUT).

External feedback pins (FBIN,

FBIN)

for synchronization of the

outputs to the input reference is provided. A CMOS Enable/Disable pin is

available for low power disable. When the input frequency falls below

approximately 20MHz, the device will enter power down mode. In this mode,

the receivers are disabled, the PLL is turned off, and the output clock drivers

are tristated, resulting in a current consumption of less than 200µA.

The CSPT857C requires no external components and has been optimised

for very low I/O phase error, skew, and jitter, while maintaining frequency and

duty cycle over the operating voltage and temperature range. The CSPT857C,

designed for use in both module assemblies and system motherboard based

solutions, provides an optimum high-performance clock source.

The CSPT857C is available in Commercial Temperature Range (0°C to

+70°C) and Industrial Temperature Range (-40°C to +85°C). See Ordering

Information for details.

APPLICATIONS:

• Meets or exceeds JEDEC standard JESD 82-1A for registered

DDR clock driver

• Meets proposed DDR1-400 specification

• For all DDR1 speeds: PC1600 (DDR200), PC2100 (DDR266),

PC2700 (DDR333), PC3200 (DDR400)

• Along with SSTV16857, SSTVF16857, SSTV16859, SSTVM16859,

SSTVF16859, DDR1 register, provides complete solution for

DDR1 DIMMs

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2003

Integrated Device Technology, Inc.

JUNE 2003

DSC-6201/14

CSPT857CPA8 Related Products

	CSPT857CPA8	CSPT857CPAI	CSPT857CPAI8	99M007-000/21
Description	Clock Driver, PDSO48	PLL Based Clock Driver, 857 Series, 10 True Output(s), 0 Inverted Output(s), PDSO48, TSSOP-48	Clock Driver, PDSO48	Training Kit
Is it Rohs certified?	incompatible	incompatible	incompatible	-
package instruction	TSSOP, TSSOP48,.3,20	TSSOP, TSSOP48,.3,20	TSSOP, TSSOP48,.3,20	-
Reach Compliance Code	not_compliant	not_compliant	not_compliant	-
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	-
JESD-609 code	e0	e0	e0	-
MaximumI(ol)	0.012 A	0.012 A	0.012 A	-
Humidity sensitivity level	1	1	1	-
Number of terminals	48	48	48	-
Maximum operating temperature	70 °C	85 °C	85 °C	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	TSSOP	TSSOP	TSSOP	-
Encapsulate equivalent code	TSSOP48,.3,20	TSSOP48,.3,20	TSSOP48,.3,20	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-
power supply	2.5 V	2.5 V	2.5 V	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	-
surface mount	YES	YES	YES	-
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	-
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	-
Terminal form	GULL WING	GULL WING	GULL WING	-
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	-
Terminal location	DUAL	DUAL	DUAL	-

Recommended Resources

AD converter AD9887 circuit

STK0100 II power amplifier circuit diagram

Clamp amplifier AD8037PIN diode driver circuit

Acceleration sensor amplifier circuit

A high-efficiency Class G amplifier

Toy car remote control circuit

HD64F3434: Hello everyone, could you please tell me what microcontroller HD64F3434 is? Thank you in advance. . . . . ....; laohe1000 Microchip MCU

What can Arduino bring us?: Arduino is a USB interface Simple I/O interface board based on open source code (including 12-channel digital GPIO, 4-channel PWM output, 6-8-channel 10-bit ADC input channel), and has an IDE integrat...; jomatch MCU

Could you please tell me how to prevent interrupts from fighting each other in STM32?: I used the 3.1.2 lib to write a program that uses SysTick to generate accurate delays and displays the clock on the LCD. In addition, I put an array of 48KHz sampling 220Hz Sine values in the 512K Fla...; ienui stm32/stm8

Failed to import brd file into AD: I want to import the brd file into AD, but it always gets stuck at this step. I don’t know why. Can you help me import it?...; SaJon PCB Design

Embedded Logic Analyzer Signal Tap II in FPGA Design: I hope it will be useful to you all...; hoyt629 FPGA/CPLD

RAMDISK: Couldn't find valid RAM disk image starting at 0.: Environment: AT91RM9200 Use u-boot to start the kernel and load RAMDISK UBOOT> bootm 1001c000 100a0000 The output information is as follows: .... RAMDISK: Couldn't find valid RAM disk image starting a...; zl0801 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components