EEWORLDEEWORLDEEWORLD

Part Number

Search

75185G-P20-R

Description
MULTIPLE RS-232 DRIVERS AND RECEIVERS
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size30KB,2 Pages
ManufacturerUNISONIC TECHNOLOGIES CO.,LTD
Websitehttp://www.unisonic.com.tw/
Environmental Compliance
Download Datasheet Parametric View All

75185G-P20-R Overview

MULTIPLE RS-232 DRIVERS AND RECEIVERS

75185G-P20-R Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerUNISONIC TECHNOLOGIES CO.,LTD
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts20
Reach Compliance Codecompliant
ECCN codeEAR99
Differential outputNO
Number of drives3
Input propertiesSCHMITT TRIGGER
Interface integrated circuit typeLINE TRANSCEIVER
Interface standardsV.10; V.11; V.28; EIA-232-F; TIA-232-F; EIA-422-B; TIA-422-B; EIA-423-B; TIA-423-B
JESD-30 codeR-PDSO-G20
length6.5 mm
Nominal negative supply voltage-9 V
Number of functions3
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum receive delay500 ns
Number of receiver bits5
Maximum seat height1.2 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
Supply voltage 1-max15 V
Mains voltage 1-minute7.5 V
Supply voltage1-Nom9 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
maximum transmission delay500 ns
width4.4 mm
Base Number Matches1
EEWORLD University ---- RT-thread online training
RT-thread online training : https://training.eeworld.com.cn/course/4415RT-Thread is an open source real-time operating system (license GPLv2) mainly developed by the Chinese open source community. The...
老白菜 MCU
Why is this frequency divider program wrong?
--Divide the 1khz standard signal std_clk into CE outputs with a period of 2 seconds and a duty cycle of 50% LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY freq_division_1 ISPORT(std_clk,reset:IN S...
eeleader FPGA/CPLD
Selection
[i=s] This post was last edited by dontium on 2015-1-23 13:35 [/i] I am currently working on an application of 10-channel AD acquisition and 40-channel PWM output.Is it feasible to use the DSP+FPGA so...
Hellenlee Analogue and Mixed Signal
Take a moment to relax, fun is coming to you!
Share some double-talk jokes of the Tea Garden group. You can download and unzip them to play....
zcgzanne Talking
Happy Knowledge: How is the CPU made?
If calculated by price/weight, CPU is much more expensive than gold. Almost everyone knows that CPU is mainly made of silicon. Silicon is an element that is too numerous to count on the earth (if I re...
1234 PCB Design
About PDA serial port programming
I am a novice, hope you can help me!!! I used EVC to write a serial port program, but I don't know why when the program on the PDA receives the data, it exits without displaying it. This problem has t...
winning Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2028  11  2920  2848  1345  41  1  59  58  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号