75185L-P20-R datasheet, PDF - EEWORLD Datasheet

75185L-P20-R: DescriptionMULTIPLE RS-232 DRIVERS AND RECEIVERS; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size30KB，2 Pages; ManufacturerUNISONIC TECHNOLOGIES CO.,LTD; Websitehttp://www.unisonic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

75185L-P20-R Overview

MULTIPLE RS-232 DRIVERS AND RECEIVERS

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	UNISONIC TECHNOLOGIES CO.,LTD
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	20
Reach Compliance Code	compliant
ECCN code	EAR99
Differential output	NO
Number of drives	3
Input properties	SCHMITT TRIGGER
Interface integrated circuit type	LINE TRANSCEIVER
Interface standards	V.10; V.11; V.28; EIA-232-F; TIA-232-F; EIA-422-B; TIA-422-B; EIA-423-B; TIA-423-B
JESD-30 code	R-PDSO-G20
length	6.5 mm
Nominal negative supply voltage	-9 V
Number of functions	3
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum receive delay	500 ns
Number of receiver bits	5
Maximum seat height	1.2 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
Supply voltage 1-max	15 V
Mains voltage 1-minute	7.5 V
Supply voltage1-Nom	9 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
maximum transmission delay	500 ns
width	4.4 mm
Base Number Matches	1

C5000-How to BOOT a program larger than 48K: [size=3] For C5000, the method of BOOT for programs larger than 48K: For C5000, the on-chip BOOT program moves the contents of the data area to the RAM in the program area after power-on, so the FLASH...; Jacktang Microcontroller MCU

SEED-DIML138 board diagram help: I am using the SEED-DIML138 development board, but the core board and motherboard pictures in the CD do not match. For example, the pins corresponding to their DIM interfaces do not match. The motherb...; weibo1988821 DSP and ARM Processors

Problems encountered when learning FPGA: I want to make a driver for CT1628, and use three pins to serially output several sections of code. But the current program cannot be compiled, I don't know why. The program requires: COMMEND data can...; kingdom152479 FPGA/CPLD

Urgent, ActiveX control registration failed: I wrote an MFC smart control ActiveX control, and the generated name is MyControl.ocx. After using regsvr32 MyControl.ocx, it prompts: "MyControl.ocx" is not an executable file; there is no registrati...; yellowbo Embedded System

How to use pcie ip hard core: I want to make a data collection device. How to use the PCIe IP hard core? Should I modify the automatically generated example? Where should I modify it?...; qlc111 FPGA/CPLD

The Jilin Province Electronics Competition was delayed for half an hour, but it finally started...: [i=s]This post was last edited by paulhyde on 2014-9-15 08:54[/i] Everyone come and discuss!!...; pippin Electronics Design Contest

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components