TS(X)PC603PVGU6ME datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> TS(X)PC603PVGU6ME

TS(X)PC603PVGU6ME: DescriptionRISC Microprocessor, 32-Bit, 166MHz, CMOS, CBGA255, CBGA-255; CategoryThe embedded processor and controller Microcontrollers and processors; File Size705KB，38 Pages; Manufacturere2v technologies

Download Datasheet Parametric View All

TS(X)PC603PVGU6ME Overview

RISC Microprocessor, 32-Bit, 166MHz, CMOS, CBGA255, CBGA-255

TS(X)PC603PVGU6ME Parametric

Parameter Name	Attribute value
Maker	e2v technologies
Parts packaging code	BGA
package instruction	,
Contacts	255
Reach Compliance Code	unknown
ECCN code	3A001.A.3
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66.67 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	NO
JESD-30 code	S-CBGA-B255
low power mode	YES
Number of terminals	255
Maximum operating temperature	110 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
speed	166 MHz
Maximum supply voltage	2.625 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal location	BOTTOM
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC

Preview

Download Datasheet

View All

TSPC603p

PowerPC 603e™ RISC MICROPROCESSOR Family

PID7v-603e Specification

DESCRIPTION

The PID7v-603e implementation of PowerPC603e (after

named 603p) is a low-power implementation of reduced

instruction set computer (RISC) microprocessors PowerPC™

family. The 603p implements 32-bit effective addresses, inte-

ger data types of 8, 16 and 32 bits, and floating-point data types

of 32 and 64 bits.

The 603p is a low-power 2.5/3.3-volt design and provides four

software controllable power-saving modes.

The 603p is a superscalar processor capable of issuing and

retiring as many as three instructions per clock. Instructions

can execute out of order for increased performance ; however,

the 603p makes completion appear sequential. The 603p inte-

grates five execution units and is able to execute five instruc-

tions in parallel.

The 603p provides independent on-chip, 16-Kbyte, four-way

set-associative, physically addressed caches for instructions

and data and on-chip instruction and data memory manage-

ment units (MMUs). The MMUs contain 64-entry, two-way set-

associative, data and instruction translation lookaside buffers

that provide support for demand-paged virtual memory

address translation and variable-sized block translation.

The 603p has a selectable 32 or 64-bit data bus and a 32-bit

address bus. The 603p interface protocol allows multiple mas-

ters to complete for system resources through a central exter-

nal arbiter. The 603p supports single-beat and burst data

transfers for memory accesses, and supports memory-

mapped I/O.

The 603p uses an advanced, 2.5/3.3-V CMOS process tech-

nology and maintains full interface compatibility with TTL devi-

ces.

The 603p integrates in system testability and debugging fea-

tures through JTAG boundary-scan capability.

CERQUAD 240

A suffix

CERQUAD 240

Ceramic Leaded Chip Carrier

MAIN FEATURES

4.0 SPECint95, 5.3 SPECfp95 @ 166 MHz (estimated)

Superscalar (3 instructions per clock peak).

Dual 16KB caches.

Selectable bus clock.

32-bit compatibility PowerPC implementation.

On chip debug support.

typical = 3.0 Watts (166 MHz), full operating conditions.

Nap, doze and sleep modes for power savings.

Branch folding.

64-bit data bus (32-bit data bus option).

4-Gbyte direct addressing range.

Pipelined single/double precision float unit.

IEEE 754 compatible FPU.

IEEE P 1149-1 test mode (JTAG/C0P).

int

max = 166 MHz. (200 MHz planned).

bus

max = 66.67 MHz.

Compatible CMOS input / TTL Output.

G suffix

CBGA 255

Ceramic Ball Grid Array

(To be introduced)

SCREENING / QUALITY / PACKAGING

This product is manufactured in full compliance with :

MIL-STD-883 class B or According to TCS standards

(planned)

Upscreenings based upon TCS standards

Full military temperature range (T

= -55°C, Tc= +125°C)

Industrial temperature range (T

–

40°C, T

= +110°C)

Internal // I/O Power Supply = 2.5

5 % // 3.3 V

5 %.

240 pin Cerquad or 255 pin CBGA packages

June 1998

1/38

TSPC603p

A. GENERAL DESCRIPTION

Fetch

Unit

Completion

Unit

Dispatch

Unit

Branch

Unit

Integer

Unit

Gen

Reg

Unit

Gen

Re-

name

Load/

Store

Unit

Re-

name

Reg

File

Float

Unit

D MMU

16K Data Cache

I MMU

16K Inst. Cache

Bus Interface Unit

32b

address

64b

data

System Bus

Figure 1 : Block diagram

1. INTRODUCTION

The 603p is a low-power implementation of the PowerPC microprocessor family of reduced instruction set commuter (RISC) micro-

processors. The 603p implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer

data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC

architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603p provides four software controllable power-saving modes. Three of the modes (the nap, doze, and sleep modes) are static in

nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management

mode that causes the functional units in the 603p to automatically enter a low-power mode when the functional units are idle without

affecting operational performance, software execution, or any external hardware.

The 603p is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can execute

out of order for increased performance ; however, the 603p makes completion appear sequential.

The 603 e integrates five execution units - an integer unit (IU), a floating-point unit (FPU), a branch processing unit (BPU), a load/store

unit (LSU) and a system register unit (SRU). The ability to execute five instructions in parallel and the use of simple instructions with

rapid execution times yield high efficiency and throughput for 603p-based systems. Most integer instructions execute in one clock

cycle. The FPU is pipelined so a single-precision multiply-add instruction can be issued every clock cycle.

The 603p provides independent on-chip, 16 Kbyte, four-way set-associative, physically addressed caches for instructions and data

and on-chip instruction and data memory management units (MMUs). The MMUs contain 64-entry, two-way set-associative, data

and instruction translation lookaside buffers (DTLB and ITLB) that provide support for demand-paged virtual memory address

translation and variable-sized block translation. The TLBs and caches use a least recently used (LRU) replacement algorithm. The

603p also supports block address translation through the use of two independent instruction and data block address translation (IBAT

and DBAT) arrays of four entries each. Effective addresses are compared simultaneously with all four entries in the BAT array during

block translation. In accordance with the PowerPC architecture, if an effective address hits in both the TLB and BAT array, the BAT

translation takes priority.

The 603p has a selectable 32 - or 64-bit - data bus and a 32-bit address bus. The 603p interface protocol allows multiple masters to

compete for system resources through a central external arbiter. The 603p provides a three-state coherency protocol that supports

the exclusive, modified, and invalid cache states. This protocol as a compatible subset of the MESI (modified/exclusive/shared/in-

valid) four-state protocol and operates coherently in systems that contain four-state caches. The 603p supports single-beat and burst

data transfers for memory accesses, and supports memory-mapped I/O.

The 603p uses an advanced, 0.35

5 metal layer CMOS process technology and maintains full interface compatibility with TTL

devices.

3/38

Recommended Resources

Water inlet motor protection circuit

Farmland drainage automatic control circuit

Electric blanket equipped with adjustable thermostatic control circuit

Flashing lights circuit diagram

Parallel fully automatic pulse charger

4-tube transmitter schematic diagram

How can I feel like a woman?: How to feel like a woman: During a transatlantic flight, a plane encountered a severe storm. The strong air currents made the plane shake constantly, and the situation became worse and worse. Suddenly...; 刘兴光 Talking

MicroPython and Python MicroCloud: I received the MicroPython board a long time ago. I soldered the pins and played with it for a few days, then I gave up. It is really a headache that the board cannot be plugged and unplugged at will....; ericdai MicroPython Open Source section

Please help design the hardware part of the "Smart Home System" with hardware experts! ! !: In order to complete the "Smart Home System" as soon as possible, I would like to invite:Friends with hardware design experience can join - mainly design the hardware part, including schematics and PC...; zhaojun_xf DIY/Open Source Hardware

PCB layered stacking design controls EMI radiation: PCB Layer Stacking Design Controlling EMI Radiation Power Bus Electromagnetic Shielding PCB Stacking Design Summary for Multiple Power Layers Author: Rick Hartley Senior PCB Hardware Engineer Applied ...; 博客论坛 PCB Design

【CN0229】4-channel, flexible, configurable, voltage and current output circuit for I/O card and PLC applications: Circuit Function and Benefits The circuit shown in Figure 1 is a multichannel, flexible analog output solution using only two analog components, which meets most of the requirements of multichannel I/...; EEWORLD社区 ADI Reference Circuit

Prize discussion: Reply to the "live" DAC application you have encountered and receive 10-30 core points!: Even with hundreds, thousands, or even millions of products sold, many companies will individually stamp their logo on every product they sell. The marking of logos and the etching of logos are done b...; soso Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components