531NC699M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NC699M000DGR

531NC699M000DGR: DescriptionLVDS Output Clock Oscillator, 699MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NC699M000DGR Overview

LVDS Output Clock Oscillator, 699MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NC699M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	699 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Functional block diagram of Hisense KFR-25GW-06BP inverter air conditioner outdoor unit microprocessor

DX1 type three-phase two-element reactive energy meter is connected to the circuit through a current transformer (2)

One-way operation energy consumption braking circuit 9

No temperature sensor, DC power supply linear charger circuit diagram

TEA1062 call circuit diagram

Telephone schematic diagram 07

My understanding of 3G (transferred): After communicating with all parties, my understanding is as follows: (1) China's principles in choosing 3G technology: practical, inexpensive, and waiting; (2) China is not deliberately waiting for T...; john_wang RF/Wirelessly

52 MCU interrupt priority problem: The microcontroller model is AT89LS52. The serial port interrupt has the highest priority, that is, the serial port position in the IP register is 1, and the other positions are 0. When the interrupt ...; mcd511786450 Embedded System

Introduction to DDR2 and FPGA-based controller design: Introduction to DDR2 and FPGA-based controller design...; iamxiaozhang FPGA/CPLD

Why does the msp430f149 program need to be reset before it can run?: I am a beginner in 149. Today I wrote a small program and burned it into 149 using a hardware emulator. I clicked "Run at full speed" in IAR software, but it didn't work. However, after manually press...; cgj00 Microcontroller MCU

How to compile unicode code in UltraEdit with arm-elf-gcc?: The problem is complicated, so I have to start from the beginning. We hope to display Japanese and Korean characters on the LCD, so we need to use unicode encoding. The development tools we are using ...; missingwind ARM Technology

[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Environment Construction and Lighting up LED Lights: [Burn SD card] First follow the tutorial: "Fang Starlight Single Board Computer Quick Start Guide" 1650968079267675.pdf (eeworld.com.cn) , prepare an SD card, I found the original Raspberry Pi card 16...; lugl4313820 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components