531MB823M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MB823M000DG

531MB823M000DG: DescriptionLVPECL Output Clock Oscillator, 823MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB823M000DG Overview

LVPECL Output Clock Oscillator, 823MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB823M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	823 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Motor electronic speed regulation circuit

Extension analog off-hook circuit

Wide range adjustable oscillator.gif

Charging circuit diagram with automatic circuit breaking

A socket circuit for checking whether color TV sets are fault-free

6OXT(1.0) computer motherboard circuit diagram_11

Recruiting authors for embedded ARM development books: Recruiting authors of books on embedded ARM development. Our company has more than ten years of experience in publishing computer books, publishing hundreds of programming books every year, and has go...; 爱自学 Recruitment

Low-pass filter waveform distortion problem: The input frequency is 1k square wave entering the low-pass filter, filtering out the waveform shown in the figure. The cutoff frequency of the low-pass filter is 1k. Why does this distortion occur?...; 啊这--- Electronics Design Contest

Questions about PCB antenna: I would like to ask what network should be used for the antenna on the PCB circuit board?...; 乐乐老了 stm32/stm8

Some of the boards returned by Samsung 6410 can be turned on and some cannot!: Hello everyone. At present, our company used to use 6400 boards that can be moved, but now we use 6410 in order to require the use of 667MHz. But it happened! Some boards can directly enter the OS, bu...; qianlongwuyong Embedded System

EEWORLD University Hall----Most people can't do a backflip, but Boston Dynamics robot Atlas can do it!: In addition to being able to open doors, move boxes, and get up after falling, the Boston Dynamics robot Atlas has recently learned a new skill! That is a backflip that not many people can do! In the ...; 抛砖引玉 Robotics Development

Four doubts: [align=left][font=微软雅黑][size=4] 三极管是模拟型的有源器件，拿它做开关不是不行，你得要持续地施以足量的驱动才会持续地完全开通，跟一般的开关用三极管相比，四层晶体管在开关方面所需的各项性能指标的优化更深更全，而线性度则更形忽略。晶体三极管的原理，是势垒的控制，BJT的功率流穿越结面，势垒无法完全消隐，FET的功率流从结旁经过，没有饱和压降，但因沟道电阻受制于芯材，通...; 安卓佳 Discrete Device

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components