4420P-1-103LFT01 datasheet, PDF

Datasheet> All Categories > Passive components> The resistor> 4420P-1-103LFT01

4420P-1-103LFT01: DescriptionArray/Network Resistor, Isolated, Metal Glaze/thick Film, 2W, 50V, 2% +/-Tol, 100ppm/Cel, Surface Mount, ROHS COMPLIANT; CategoryPassive components The resistor; File Size265KB，2 Pages; ManufacturerBourns; Websitehttp://www.bourns.com; Environmental Compliance

Download Datasheet Parametric View All

4420P-1-103LFT01 Overview

Array/Network Resistor, Isolated, Metal Glaze/thick Film, 2W, 50V, 2% +/-Tol, 100ppm/Cel, Surface Mount, ROHS COMPLIANT

4420P-1-103LFT01 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT
Reach Compliance Code	_compli
ECCN code	EAR99
Component power consumption	0.16 W
The first element resistor	10000 Ω
JESD-609 code	e1
Manufacturer's serial number	4400P
Installation features	SURFACE MOUNT
Network Type	ISOLATED
Number of components	1
Number of functions	10
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TUBE
Rated power dissipation(P)	2 W
Rated temperature	70 °C
Resistor type	ARRAY/NETWORK RESISTOR
surface mount	YES
technology	METAL GLAZE/THICK FILM
Temperature Coefficient	100 ppm/°C
Temperature coefficient tracking	50 ppm/°C
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal shape	GULL WING
Tolerance	2%
Operating Voltage	50 V
Base Number Matches	1

Preview

Download Datasheet

View All

Features

■

RoHS compliant*

Standard E.I.A. package compatible with

automatic placement equipment

Compliant leads to reduce solder joint

fatiguing

Tape and reel packaging standard

■

Marking on contrasting background for

permanent identification

Standard electrical schematics: isolated,

bussed, dual terminator

Custom circuits are available

Now available with improved tolerance

to ±0.5 %

4400P Series - Thick Film Surface Mounted Wide Body

Product Characteristics

Resistance Range

.....................10 ohms to 2.2 megohms

Maximum Operating Voltage............50 V

Temperature Coefficient of Resistance

50 ohms and above.........±100 ppm/°C

below 50 ohms................±250 ppm/°C

TCR Tracking

..............50 ppm/°C max.; equal values

Operating Temperature

.................................-55 °C to +125 °C

Insulation Resistance

..........................10,000 megohms min.

Dielectric Withstanding Voltage

.............................................200 VRMS

Lead Solderability

.....Meet requirements of MIL-STD-202

Method 208

Environmental Characteristics

TESTS PER MIL-STD-202.........∆R MAX.

Short Time Overload..................±0.25 %

Load Life ....................................±1.00 %

Moisture Resistance ..................±0.50 %

Resistance to Soldering Heat ....±0.25 %

Thermal Shock...........................±0.25 %

Physical Characteristics

Flammability .........Conforms to UL94V-0

Lead Frame Material

..........................Copper, solder coated

Body Material ..................Novolac epoxy

How To Order

Package Power Temp. Derating Curve

2.25

2.00

1.75

WATTS

1.50

1.25

1.00

.75

.50

.25

125

AMBIENT TEMPERATURE (

C )

4416P

4420P

Product Dimensions

7.493

.076

(.295

.003)

10.34

.25

(.407

.010)

.406

.025

(.016

.001)

10.41

.05

(.410

.003)

12.95

.05

(.510 + .001/ -.002)

Package Power Rating at 70

°C

4420P......................................2.00 watts

4416P......................................1.60 watts

1.27

.076

TYP.

(.050

.003*)

.127 + .127/ - .000

(.005 + .005/ - .000)

2.65

MAX.

(.104)

.305 + .000/ - .076

(.012 + .000/ - .003)

RECOMMENDED LAND PATTERN

Recommended Land Pattern

2.0

TYP.

(.079)

8° MAX.

.94 + .33/ - .35

(.037 + .013/ - .014)

SO-16L

.63

(.025)

Governing dimensions are in metric. Dimensions in parentheses

are inches and are approximate.

*Terminal centerline to centerline measurements made at point of

emergence of the lead from the body.

1.27

TYP.

(.050)

.63

TYP.

(.025)

SO-20L

12.07

(.475)

11.6

(.457)

7.6

(.299)

Typical Part Marking

PART NUMBER

RESISTANCE

CODE

PIN ONE

INDICATOR

4420P-1

-103

YYWW

44 20 P - 1 - 103 __ LF

Model

(44 = SMD SOL Pkg)

Number of Pins

Electrical Configuration

• 1 or 4 = Isolated*

• 2 = Bussed*

• 3 = Dual Terminator*

Resistance Code

• First 2 digits are significant

• Third digit represents the

number of zeros to follow.

Resistance Tolerance

• Blank = ±2 % (see “Resistance Tolerance” on

next page for resistance range)

• F = ±1 % (100

Ω

- 1 MΩ)

• D = ±0.5 % (100

Ω

- 1 MΩ)

Terminations

• All electrical configurations EXCEPT T03:

LF = Tin-plated (RoHS compliant)

• ONLY electrical configuration T03:

L = Tin-plated (RoHS compliant)

*For tube packaging, use T01, T02, T03 or T04.

Consult factory for other available options.

NOTE: Land pattern dimensions are based on

design rules established by the Institute for Inter-

connecting and Packaging Electronic Circuits in

IPC-SM-782.

CIRCUIT

DATE CODE

MANUFACTURER'S

TRADEMARK

For Standard Values Used in Capacitors,

Inductors, and Resistors,

click here.

*RoHS Directive 2002/95/EC Jan 27 2003 including Annex

Specifications are subject to change without notice.

Customers should verify actual device performance in their specific applications.

Recommended Resources

Soil moisture detection and display circuit

CD4072 circuit

Multiple TCM680 parallel connection to reduce Rout circuit diagram

Power supply circuit diagram composed of M5237L

Baiju SHJJ-1 multifunctional food processor circuit diagram

12v/5A voltage stabilizing circuit

Flashing: After successfully burning all images, you need to enter "reset" in securecrt, and then the following situation appears. I don't know what's wrong....; Joker007 Embedded System

A fully digital phase-locked loop design under large frequency deviation and low signal-to-noise ratio conditions: A fully digital phase-locked loop design under large frequency deviation and low signal-to-noise ratio conditions...; 雷北城 FPGA/CPLD

Embedded fingerprint recognition system: Has anyone done embedded fingerprint recognition? Can you send the relevant information to my email address collegeml@gmail.com? I have searched the Internet for a long time but have no clue. Thank yo...; slevin Embedded System

EEWORLD University Hall ---- Learn HLS with me: Learn HLS with me : https://training.eeworld.com.cn/course/4854This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step to master ...; 抛砖引玉 FPGA/CPLD

The ip core generates RAM, perfect simulation, but there are still some small details I would like to ask the masters: [i=s] This post was last edited by 调戏、和尚/ on 2015-7-29 20:43 [/i] [postbg]bg8.png[/postbg][size=3][b]Single-port RAM 1024*8 size generated by IP core[/b][/size] The simulation diagram has come out, it...; 调戏、和尚/ FPGA/CPLD

Unpack and evaluate to win prizes - you are just one unpacking away from truly owning it!: [font=微软雅黑][size=3]What have you taken apart recently? Why? To repair? To modify? [/size][/font][font=微软雅黑][size=3]Or just to take it apart to find out what it is, and to improve your own hands-on ski...; eric_wang Making friends through disassembly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components