EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89426JCTR

Description
SONET OC-12/OC-3 CLOCK SYNTHESIZER
CategoryWireless rf/communication    Telecom circuit   
File Size75KB,7 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Download Datasheet Parametric Compare View All

SY89426JCTR Overview

SONET OC-12/OC-3 CLOCK SYNTHESIZER

SY89426JCTR Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrochip
package instructionQCCJ, LDCC28,.5SQ
Reach Compliance Code_compli
appSONET
JESD-30 codeS-PQCC-J28
JESD-609 codee0
length11.48 mm
Humidity sensitivity level1
Number of functions1
Number of terminals28
Maximum operating temperature85 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC28,.5SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height4.57 mm
Maximum slew rate0.12 mA
Nominal supply voltage5 V
surface mountYES
technologyBIPOLAR
Telecom integrated circuit typesATM/SONET/SDH SUPPORT CIRCUIT
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width11.48 mm
Micrel, Inc.
SONET OC-12/OC-3
CLOCK SYNTHESIZER
Precision Edge
®
SY89426
Precision Edge
®
SY89426
FEATURES
s
Single chip source for 622.08MHz and 155.52MHz
clocks
s
622.08MHz output is differential PECL, 155.52MHz
output is single-ended PECL
s
TTL/CMOS compatible inputs and reference output
s
SONET compliant jitter performance (
0.01UI)
s
Choice of three reference frequencies
s
Only 395mW (typ)
s
Complies with Bellcore, CCITT and ANSI standards
s
Single +5 volt power supply
s
Fully compatible with industry standard 10KH I/O
levels
s
Available in 28-pin PLCC package
Precision Edge
®
DESCRIPTION
Micrel's SY89426 Multi-Output Phase Locked Loop (PLL)
is a SONET compliant clock generator providing
622.08MHz, 155.52MHz and retimed reference clock
outputs. The PLL produces low jitter OC-12/STS-12 and
OC-3/STS-3 rate clocks from an input reference clock of
38.88, 51.84, or 77.76MHz. Additionally, the input reference
clock is retimed and provided as a TTL/CMOS compatible
output, which may be disabled to minimize switching noise.
The SY89426 operates from a single +5 volt supply, and
requires only a simple series RC loop filter.
Coupling Micrel's advanced PLL technology with our
proprietary ASSET™ bipolar process has produced a clock
generator IC which exceeds applicable Bellcore and ANSI
specifications, while setting a new standard for performance
and flexibility.
TYPICAL APPLICATION
+5V
+5V
+3V
VCC
VCCO
CK622P
(PECL)
CK622N
2X 50Ω
622.08MHz
CLOCK OUT
+3V
CLOCK
IN
0.1uF
RFCK
(TTL)
FLTRN
FLTRP
SY89426
CK155
(PECL)
RETRFCK
(TTL)
GND
RST DISC
(TTL) (TTL)
1000Ω
SEL39
(TTL)
SEL78
(TTL)
50Ω
155.52MHz
CLOCK OUT
RETIMED
REFOUT
Precision Edge is a registered trademark of Micrel, Inc.
ASSET is a trademark of Micrel, Inc.
M9999-112105
hbwhelp@micrel.com or (408) 955-1690
Rev.: H
Amendment: /0
1
Issue Date: November 2005

SY89426JCTR Related Products

SY89426JCTR SY89426JC SY89426_11 SY89426JYTR BUK7660-100A_15
Description SONET OC-12/OC-3 CLOCK SYNTHESIZER SONET OC-12/OC-3 CLOCK SYNTHESIZER SONET OC-12/OC-3 CLOCK SYNTHESIZER SONET OC-12/OC-3 CLOCK SYNTHESIZER N-channel TrenchMOS standard level FET
report
Several friends want to add me as a friend, but they spread obscene and pornographic content and advertised. I hope I can deal with it. Thank you! milexiu limeolw voerkor roolrex aimimi2018 These are ...
沽名钓誉 Suggestions & Announcements
Legend has it that I+2+C=I2C
Engineering Application of I2C This project simulates the operation process of EEPROM (CAT24C02) transmission protocol based on the I2C bus of LM3S8962. The system is simple and practical and can be t...
shilaike Embedded System
AM335x-beaglebone development environment Ubuntu10.04 installed to VMware
[b]1. Install Ubuntu 10.04 of AM335x-beaglebone development environment to VMware 1. Install VMware-Tools2. install ti-sdk-am335x-evm 3. run ./setup.sh4. install the Graphics SDK5. Set up USB, first i...
mars4zhu DSP and ARM Processors
I would like to ask how to use directdraw in wince, I want to display the yuv format
As the title says, I just don't understand something. Can you help me with some scientific knowledge? I can't seem to find anything on the Internet....
yangxiao123 Embedded System
C8051F350 Communication
C8051F350 communication does not use a loop, only two data are sent, but in the serial port debugging assistant, data is sent continuously, and the data is still wrong, the baud rate is correct #inclu...
eeamic 51mcu
Purgatory Legend-RAM War.pdf
Purgatory Legend-RAM War.pdf...
zxopenljx FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1605  1091  1833  1877  1174  33  22  37  38  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号