datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> BS62LV1600ECG70
PDF
Preview

BS62LV1600ECG70

Description
Standard SRAM, 2MX8, 70ns, CMOS, PDSO44, GREEN, TSOP2-44
Categorystorage    storage   
File Size238KB，10 Pages
ManufacturerBrilliance
Environmental Compliance  
Download Datasheet Parametric View All

BS62LV1600ECG70 Overview

Standard SRAM, 2MX8, 70ns, CMOS, PDSO44, GREEN, TSOP2-44

BS62LV1600ECG70 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerBrilliance
Parts packaging codeTSOP2
package instructionTSOP2, TSOP44,.46,32
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time70 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
length18.41 mm
memory density16777216 bit
Memory IC TypeSTANDARD SRAM
memory width8
Humidity sensitivity level3
Number of functions1
Number of terminals44
word count2097152 words
character code2000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize2MX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3/5 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Minimum standby current1.5 V
Maximum slew rate0.09 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2.4 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm

BS62LV1600ECG70 Preview

Very Low Power CMOS SRAM
2M X 8 bit
Pb-Free and Green package materials are compliant to RoHS
BS62LV1600
FEATURES
Wide V
CC
operation voltage : 2.4V ~ 5.5V
Very low power consumption :
Operation current : 46mA (Max.) at 55ns
V
CC
= 3.0V
2mA (Max.) at 1MHz
O
Standby current :
8/16uA (Max.) at 70/85 C
Operation current : 115mA (Max.) at 55ns
V
CC
= 5.0V
10mA (Max.) at 1MHz
O
Standby current : 50/100uA(Max.) at 70/85 C
High speed access time :
-55
55ns (Max.) at V
CC
: 3.0~5.5V
-70
70ns (Max.) at V
CC
: 2.7~5.5V
Automatic power down when chip is deselected
Easy expansion with CE1, CE2 and OE options
Three state outputs and TTL compatible
Fully static operation
Data retention supply voltage as low as 1.5V
DESCRIPTION
The BS62LV1600 is a high performance, very low power CMOS
Static Random Access Memory organized as 2048K by 8 bits and
operates form a wide range of 2.4V to 5.5V supply voltage.
Advanced CMOS technology and circuit techniques provide both
high speed and low power features with maximum CMOS standby
current of 16/100uA at Vcc=3/5V at 85 C and maximum access time
of 55/70ns.
Easy memory expansion is provided by an active LOW chip enable
(CE1), an active HIGH chip enable (CE2), and active LOW output
enable (OE) and three-state output drivers.
The BS62LV1600 has an automatic power down feature, reducing
the power consumption significantly when chip is deselected.
The BS62LV1600 is available in JEDEC standard 44-pin TSOP II
and 48-ball BGA package.
O
POWER CONSUMPTION
POWER DISSIPATION
PRODUCT
FAMILY
BS62LV1600EC
BS62LV1600FC
BS62LV1600EI
BS62LV1600FI
OPERATING
TEMPERATURE
Commercial
O
O
+0 C to +70 C
Industrial
O
-40 C to +85 C
O
STANDBY
(I
CCSB1
, Max)
Operating
(I
CC
, Max)
PKG TYPE
V
CC
=3.0V
10MHz
f
Max.
V
CC
=5.0V
V
CC
=3.0V
1MHz
V
CC
=5.0V
10MHz
f
Max.
1MHz
50uA
8.0uA
9mA
48mA
113mA
1.5mA
19mA
45mA
TSOP II-44
BGA-48-0912
TSOP II-44
BGA-48-0912
100uA
16uA
10mA
50mA
115mA
2mA
20mA
46mA
PIN CONFIGURATIONS
A4
A3
A2
A1
A0
CE1
NC
NC
DQ0
DQ1
VCC
VSS
DQ2
DQ3
NC
A20
WE
A19
A18
A17
A16
A15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
OE
CE2
A8
NC
NC
DQ7
DQ6
VSS
VCC
DQ5
DQ4
NC
NC
A9
A10
A11
A12
A13
A14
BLOCK DIAGRAM
A20
A13
A17
A15
A18
A16
A14
A12
A7
A6
A5
A4
Address
Input
Buffer
12
Row
Decoder
4096
Memory Array
BS62LV1600EC
BS62LV1600EI
4096 x 4096
4096
DQ0
DQ1
DQ2
DQ3
DQ4
8
DQ5
DQ6
DQ7
CE1
CE2
WE
OE
V
CC
V
SS
Data
Output
Buffer
8
512
Column Decoder
9
Control
Address Input Buffer
8
Data
Input
Buffer
8
Column I/O
Write Driver
Sense Amp
1
A
B
C
D
E
F
G
H
NC
NC
DQ0
VSS
VCC
DQ3
NC
A18
2
OE
NC
NC
DQ1
DQ2
NC
A20
A8
3
A0
A3
A5
A17
NC
A14
A12
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CE1
NC
DQ5
DQ6
NC
WE
A11
6
CE2
NC
DQ4
VCC
VSS
DQ7
NC
A19
A11 A9 A8 A3 A2 A1 A0 A10 A19
48-ball BGA top view
Brilliance Semiconductor, Inc.
reserves the right to change products and specifications without notice.
R0201-BS62LV1600
1
Revision
2.4
Oct.
2008
BS62LV1600
PIN DESCRIPTIONS
Name
A0-A20 Address Input
CE1 Chip Enable 1 Input
CE2 Chip Enable 2 Input
WE Write Enable Input
Function
These 21 address inputs select one of the 2048K x 8-bit in the RAM
CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when
data read form or write to the device. If either chip enable is not active, the device is
deselected and is in standby power mode. The DQ pins will be in the high impedance
state when the device is deselected.
The write enable input is active LOW and controls read and write operations. With the
chip selected, when WE is HIGH and OE is LOW, output data will be present on the
DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
selected memory location.
OE Output Enable Input
The output enable input is active LOW. If the output enable is active while the chip is
selected and the write enable is inactive, data will be present on the DQ pins and they
will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
DQ0-DQ7 Data Input/Output
Ports
V
CC
V
SS
There 8 bi-directional ports are used to read data from or write data into the RAM.
Power Supply
Ground
TRUTH TABLE
MODE
Not selected
(Power Down)
Output Disabled
Read
Write
CE1
H
X
L
L
L
CE2
X
L
H
H
H
WE
X
X
H
H
L
OE
X
X
H
L
X
I/O OPERATION
High Z
High Z
D
OUT
D
IN
V
CC
CURRENT
I
CCSB
, I
CCSB1
I
CC
I
CC
I
CC
ABSOLUTE MAXIMUM RATINGS
(1)
SYMBOL
V
TERM
T
BIAS
T
STG
P
T
I
OUT
OPERATING RANGE
UNITS
V
O
PARAMETER
Terminal Voltage with
Respect to GND
Temperature Under
Bias
Storage Temperature
Power Dissipation
DC Output Current
RATING
-0.5
(2)
RANG
Commercial
Industrial
AMBIENT
TEMPERATURE
0 C to + 70 C
-40 C to + 85 C
O
O
O
O
V
CC
2.4V ~ 5.5V
2.4V ~ 5.5V
to 7.0
-40 to +125
-60 to +150
1.0
20
C
C
O
W
mA
CAPACITANCE
(1)
(T
A
= 25
O
C, f = 1.0MHz)
SYMBOL PAMAMETER CONDITIONS MAX. UNITS
C
IN
C
IO
Input
Capacitance
Input/Output
Capacitance
V
IN
= 0V
V
I/O
= 0V
10
12
pF
pF
1. Stresses greater than those listed under ABSOLUTE
MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.
2. –2.0V in case of AC pulse width less than 30 ns.
R0201-BS62LV1600
1. This parameter is guaranteed and not 100% tested.
2
Revision
2.4
Oct.
2008
BS62LV1600
DC ELECTRICAL CHARACTERISTICS (T
A
=-40
O
C to +85
O
C)
PARAMETER
NAME
V
CC
V
IL
V
IH
I
IL
I
LO
V
OL
V
OH
I
CC
(5)
I
CC1
I
CCSB
I
CCSB1
(6)
PARAMETER
Power Supply
Input Low Voltage
Input High Voltage
Input Leakage Current
Output Leakage Current
Output Low Voltage
Output High Voltage
Operating Power Supply
Current
Operating Power Supply
Current
Standby Current – TTL
Standby Current – CMOS
O
TEST CONDITIONS
MIN.
2.4
-0.5
(2)
TYP.
(1)
--
--
--
--
--
--
--
--
--
--
1.5
6.0
MAX.
5.5
0.8
V
CC
+0.3
1
1
0.4
--
46
115
2
10
1.0
2.0
16
100
(3)
UNITS
V
V
V
uA
uA
V
V
mA
mA
mA
uA
2.2
V
IN
= 0V to V
CC
V
I/O
= 0V to V
CC
,
CE1= V
IH
or CE2= V
IL
, or OE = V
IH
V
CC
= Max, I
OL
= 2.0mA
V
CC
= Min, I
OH
= -1.0mA
CE1 = V
IL
and CE2 = V
IH
,
I
DQ
= 0mA, f = F
MAX
(4)
--
--
--
2.4
V
CC
=3.0V
V
CC
=5.0V
V
CC
=3.0V
V
CC
=5.0V
V
CC
=3.0V
V
CC
=5.0V
V
CC
=3.0V
V
CC
=5.0V
--
--
--
--
CE1 = V
IL
and CE2 = V
IH
,
I
DQ
= 0mA, f = 1MHz
CE1 = V
IH
, or CE2 = V
IL
,
I
DQ
= 0mA
CE1≧V
CC
-0.2V or CE2≦0.2V,
V
IN
≧V
CC
-0.2V or V
IN
≦0.2V
1. Typical characteristics are at T
A
=25 C and not 100% tested.
2. Undershoot: -1.0V in case of pulse width less than 20 ns.
3. Overshoot: V
CC
+1.0V in case of pulse width less than 20 ns.
4. F
MAX
=1/t
RC.
O
5. I
CC(MAX.)
is 45mA/113mA at V
CC
=3.0V/5.0V and T
A
=70 C.
O
6. I
CCSB1(MAX.)
is 8.0uA/50uA at V
CC
=3.0V/5.0V and T
A
=70 C.
DATA RETENTION CHARACTERISTICS (T
A
= -40
O
C to +85
O
C)
SYMBOL
V
DR
I
CCDR
(3)
t
CDR
t
R
PARAMETER
V
CC
for Data Retention
Data Retention Current
Chip Deselect to Data
Retention Time
Operation Recovery Time
O
TEST CONDITIONS
CE1≧V
CC
-0.2V or CE2≦0.2V,
V
IN
≧V
CC
-0.2V or V
IN
≦0.2V
CE1≧V
CC
-0.2V or CE2≦0.2V,
V
IN
≧V
CC
-0.2V or V
IN
≦0.2V
MIN.
1.5
--
0
TYP.
(1)
--
0.7
--
MAX.
--
8.0
--
--
UNITS
V
uA
ns
ns
See Retention Waveform
t
RC
(2)
--
1. V
CC
=1.5V, T
A
=25 C and not 100% tested.
2. t
RC
= Read Cycle Time.
O
3. I
CCRD(Max.)
is 4.0uA at T
A
=70 C.
LOW V
CC
DATA RETENTION WAVEFORM (1) (CE1 Controlled)
Data Retention Mode
V
DR
≧1.5V
V
CC
V
CC
V
CC
t
CDR
V
IH
CE1≧V
CC
- 0.2V
t
R
V
IH
CE1
R0201-BS62LV1600
3
Revision
2.4
Oct.
2008
BS62LV1600
LOW V
CC
DATA RETENTION WAVEFORM (2) (CE2 Controlled)
Data Retention Mode
V
CC
V
DR
≧1.5V
V
CC
V
CC
t
CDR
CE2≦0.2V
t
R
CE2
V
IL
V
IL
AC TEST CONDITIONS
(Test Load and Input/Output Reference)
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing
Reference Level
Output Load
t
CLZ
, t
OLZ
, t
CHZ
, t
OHZ
, t
WHZ
Others
Vcc / 0V
1V/ns
0.5Vcc
C
L
= 5pF+1TTL
C
L
= 30pF+1TTL
ALL INPUT PULSES
1 TTL
Output
C
(1)
L
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
MUST BE
STEADY
MAY CHANGE
FROM “H” TO “L”
MAY CHANGE
FROM “L” TO “H”
DON’T CARE
ANY CHANGE
PERMITTED
DOES NOT
APPLY
OUTPUTS
MUST BE
STEADY
WILL BE CHANGE
FROM “H” TO “L”
WILL BE CHANGE
FROM “L” TO “H”
CHANGE :
STATE UNKNOW
CENTER LINE IS
HIGH INPEDANCE
“OFF” STATE
V
CC
GND
10%
90%
90%
10%
→ ←
Rise Time :
1V/ns
→ ←
Fall Time :
1V/ns
1. Including jig and scope capacitance.
AC ELECTRICAL CHARACTERISTICS (T
A
= -40
O
C to +85
O
C)
READ CYCLE
JEDEC
PARANETER
PARAMETER
NAME
NAME
DESCRIPTION
Read Cycle Time
Address Access Time
Chip Select Access Time
Chip Select Access Time
Output Enable to Output Valid
Chip Select to Output Low Z
Chip Select to Output Low Z
Output Enable to Output Low Z
Chip Select to Output High Z
Chip Select to Output High Z
Output Enable to Output High Z
Data Hold from Address Change
(CE1)
(CE2)
(CE1)
(CE2)
(CE1)
(CE2)
CYCLE TIME : 55ns
(V
CC
=3.0~5.5V)
MIN. TYP. MAX.
55
--
--
--
--
10
10
10
--
--
--
10
--
--
--
--
--
--
--
--
--
--
--
--
--
55
55
55
25
--
--
--
30
30
25
--
CYCLE TIME : 70ns
(V
CC
= 2.7~5.5V)
MIN. TYP. MAX.
70
--
--
--
--
10
10
10
--
--
--
10
--
--
--
--
--
--
--
--
--
--
--
--
--
70
70
70
30
--
--
--
35
35
30
--
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
AVAX
t
AVQX
t
E1LQV
t
E2HQV
t
GLQV
t
E1LQX
t
E2HQX
t
GLQX
t
E1HQZ
t
E2LQZ
t
GHQZ
t
AVQX
t
RC
t
AA
t
ACS1
t
ACS2
t
OE
t
CLZ1
t
CLZ2
t
OLZ
t
CHZ1
t
CHZ2
t
OHZ
t
OH
R0201-BS62LV1600
4
Revision
2.4
Oct.
2008
BS62LV1600
SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE 1
(1,2,4)
t
RC
ADDRESS
t
OH
D
OUT
t
AA
t
OH
READ CYCLE 2
(1,3,4)
CE1
t
ACS1
CE2
t
CLZ
(5)
t
ACS2
t
CHZ1
, t
CHZ2
(5)
D
OUT
READ CYCLE 3
(1, 4)
t
RC
ADDRESS
t
AA
OE
t
OE
CE1
t
CLZ1
(5)
CE2
t
CLZ2
(5)
D
OUT
t
OLZ
t
ACS1
t
CHZ1
(1,5)
t
OHZ
(5)
t
OH
t
ACS2
t
CHZ2
(1,5)
NOTES:
1. WE is high in read Cycle.
2. Device is continuously selected when CE1 = V
IL
and CE2= V
IH
.
3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
4. OE = V
IL
.
5. Transition is measured
±
500mV from steady state with C
L
= 5pF.
The parameter is guaranteed but not 100% tested.
R0201-BS62LV1600
5
Revision
2.4
Oct.
2008
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

AM monolithic radio circuit

Practical circuit based on LT3468 dual output boost LED driver

X63W universal lifting table milling machine electrical schematic circuit (5) circuit when the workbench is turned to the left

Blind electronic compass circuit

MCl45028 (general) infrared, acoustic wave or radio frequency remote control receiving and decoding circuit

Miniature wireless remote control circuit composed of T630/T631

[Ask TI] Ask: How to use 28335 to implement online upgrade of SCI program
Hardware 28335 controlCARD experimendter's KIT, LM3S9B90, FPGA Software environment: CCV4.2Purpose: Use LM3S9B90 as the host computer, 28335 and several FPGAs as the slave computers to realize the onl...
collean Microcontroller MCU
MSP430 seems unable to enter interrupt, no output can be observed
I want to make a program that samples through the MSP430F169 on-chip ADC and outputs through the on-chip DAC. I have referred to some books, but now the DAC can output normally, but the ADC cannot det...
GeorgeDong Microcontroller MCU
[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 54 Touch USB Mouse Experiment
Chapter 54 Touch USB Mouse Experiment The STM32F103 series chips all have built-in USB, but the USB of STM32F103 can only be used as a device, not as a host. Even so, it is enough for general applicat...
正点原子 stm32/stm8
Let's play with Raspberry Pi 3+ to build Windows 10 IoT Core development environment
[font=微软雅黑][size=3]The previous sharing content is all carried out under the Raspbian system, and the following sharing will be changed to the IoT version of the Windows system. [/size][/font] [font=微...
x1816 Embedded System
How do capacitors and inductors store energy?
The content shared is: How do capacitors and inductors store energy? This question is the principle that many electronics beginners want to know. Among them, since there are still many debates about t...
Jacktang Energy Infrastructure?
What is the difference between STM32 output compare mode and PWM mode
What is the difference between STM32 output comparison mode and PWM mode? Both modes can actually output PWM...
yuke30 stm32/stm8
Shortcut:   S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

  1. G9201_15
  2. 2SM-MSP1-P1-M6GET/R
  3. 7C-50.000MDB-T
  4. SSM-103-F-SV-K-TR
  5. AD-BJ377-E6-UPL123
  6. AD-BJ77RGY-E1-BJ49
  7. SC50M560AZS11325
  8. GUS-QSCBLF-0027R0-JF
  9. 1N5346B_AY_00001
  10. PJSRV05-4_R2_00001
  11. P6SMB27CA_R1_00001
  12. 2ES032120JL

Popular Articles

  1. Fluke Cable Tester MPO Test Tool
  2. Zhuhai "gives red envelopes" to integrated circuit companies to support the implementation of production and manufacturing projects
  3. Apple will place orders for 90 million iPhone 13 series from assembly plants in 2021
  4. When you press the shutter button to take a photo, your phone is doing math
  5. LG Electronics and Tinno Mobile Sign Global LTE Communications Standard Patent License Agreement
  6. Apple M3 upgrade: TSMC's 3nm process impacts the X86 camp
  7. 51 MCU LCD12864 Driver C Language ST7920
  8. A stranger put the AirTag into the coat pocket and the foreign model was followed for 5 hours
  9. Working principle of capacitance current tester
  10. Ford owners finally get Apple's black technology

Technical ResourceMore

  1. A new method for deriving integrated magnetic converters and a general model of magnetic equivalent circuits
  2. A general multi-level SVM algorithm based on reference voltage decomposition and zero-sequence voltage equivalence
  3. The concept of IC layout design
  4. Distributed video splicing processor
  5. Design and PSPICE simulation of forward zero voltage switching power supply
  6. Steps to convert Altium board to Allegro board
  7. Microchip PIC series microcontroller RS232 communication application
  8. emWIN 5.xx Porting Manual
  9. The latest version of FANUC Robotics Training Primer
  10. High Frequency LLC Circuit Magnetic Component Technology-Chen Wei 20180425

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1359  1164  785  895  2836  28  24  16  19  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号