531EC22M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531EC22M0000DG

531EC22M0000DG: DescriptionLVPECL Output Clock Oscillator, 22MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EC22M0000DG Overview

LVPECL Output Clock Oscillator, 22MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EC22M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	22 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Remote control circuit b composed of TDC1808

Street light control circuit four

Portable thyristor charger circuit diagram

Angel JD-26TK-J type warm water dispenser circuit diagram

Ant SDR-63 electronic disinfection cabinet circuit diagram

Alarm circuit with 5 indicator lights

The highest frequency of altera FPGA operation: If we only consider the limitation of FPGA device performance on operating frequency (assuming that layout and routing delay are optimized to the maximum), then which parameter should be used to deter...; 全部都是泡馍 FPGA/CPLD

Can I run my own programs on a PDA?: If I have a PDA with a serial port, and its operating system is Windows CE, can I write a WinCE application on my PC, and then copy the application to the PDA and run it? I want to use the PDA's seria...; MOWANWTO Embedded System

Recommended high-quality code resources (Part 4) --- The art of writing readable code: [i=s]This post was last edited by tiankai001 on 2015-2-27 17:06[/i] [align=center][size=5][b] The Art of Writing Readable Code[/b][/size][/align] [color=#333333][font=arial, 宋体, sans-serif]Details det...; tiankai001 Download Centre

Relationship between lens size, monitoring distance and angle: This is the result of the author's ten years of experience in security monitoring. Please support me....; fish001 Industrial Control Electronics

Products made with LM3S8962 are about to enter the board making stage: Thanks for the support of the organization! The results will be reported to the organization continuously. I feel that the price of LM3S8962 is still very high. Whether it can be cheaper is the key is...; eeleader Microcontroller MCU

Make a 1632 dot matrix screen with me: The 16*32 dot matrix screen is composed of 512 LEDs. In the actual production process, we can use 8*8 dot matrix modules. Let's start the hardware design of the 1632 dot matrix screen. First, design t...; 飞雪008 DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components