EEWORLDEEWORLDEEWORLD

Part Number

Search

90604-408

Description
Board Connector, 8 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size307KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

90604-408 Overview

Board Connector, 8 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal

90604-408 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN (100) OVER NICKEL
Contact completed and terminatedTIN (100) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number90604
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts8
UL Flammability Code94V-0
PDM: Rev:AH
STATUS:
Released
Printed: Feb 20, 2010
.
EEWORLD University - Object Detection and Recognition Using Neural Networks
Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...
chenyy FPGA/CPLD
ARM7 dynamic memory allocation problem
I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...
tyutlx ARM Technology
Cadence about flash pads
I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...
feng134335 PCB Design
Why does the length of the waveform displayed by the logic analyzer become longer?
[color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...
通通 FPGA/CPLD
Makefile sister term verilog
When using systermverilog for simulation, how to write vcs instructions in Makefile?...
xianw FPGA/CPLD
ADC0809 A/D converter basic application technology
[b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...
呱呱 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2393  399  2528  2877  1892  49  9  51  58  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号