QG82945PSL8FV datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> QG82945PSL8FV

QG82945PSL8FV: DescriptionMemory Controller, PBGA1202,; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，320 Pages; ManufacturerIntel; Websitehttp://www.intel.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

QG82945PSL8FV Overview

Memory Controller, PBGA1202,

QG82945PSL8FV Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Intel
package instruction	BGA, BGA1202(UNSPEC)
Reach Compliance Code	compliant
Number of terminals	1202
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA1202(UNSPEC)
Package form	GRID ARRAY
power supply	1.5,2.5 V
Certification status	Not Qualified
Maximum slew rate	13800 mA
surface mount	YES
Terminal form	BALL
Terminal location	BOTTOM

Preview

Download Datasheet

View All

Intel

945G/945GZ/945GC/

945P/945PL Express Chipset

Family

Datasheet

- For the Intel

82945G/82945GZ/82945GC Graphics and Memory

Controller Hub (GMCH) and Intel 82945P/82945PL Memory

Controller Hub (MCH)

June 2008

Document Number:

307502-005

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY

ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN

INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS

ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES

RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR

OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for

future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel 82945G/82945GZ/82945GC GMCH and 82945P/82945PL MCH may contain design defects or errors known as errata, which may cause

the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Hyper-Threading Technology requires a computer system with an Intel Pentium 4 processor supporting HT Technology and a Hyper-Threading

Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See

http://www.intel.com/info/hyperthreading/ for more information including details on which processors support HT Technology.

Intel and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Intel 82945G/82945GZ/82945GC GMCH and 82945P/82945PL MCH Datasheet

Contents

Introduction...................................................................................................................17

1.1

1.2

1.3

Terminology......................................................................................................21

Reference Documents ......................................................................................23

(G)MCH Overview ............................................................................................23

1.3.1

Host Interface ....................................................................................24

1.3.2

System Memory Interface ..................................................................24

1.3.3

Direct Media Interface (DMI) ..............................................................25

1.3.4

PCI Express* Interface (Intel

82945G/82945GC/82945P/82945PL

(G)MCH Only)....................................................................................26

Graphics (Intel

82945G/82945GC/82945GZ GMCH Only)...............................27

Analog and SDVO Displays (Intel

82945G/82945GC/82945GZ GMCH Only) ..29

1.5.1

System Interrupts...............................................................................29

1.5.2

(G)MCH Clocking...............................................................................29

1.5.3

Power Management ...........................................................................30

Host Interface Signals.......................................................................................33

DDR2 DRAM Channel A Interface ....................................................................36

DDR2 DRAM Channel B Interface ....................................................................37

DDR2 DRAM Reference and Compensation .....................................................38

PCI Express* Interface Signals (Intel

82945G/82945GC/82945P/82945PL

Only).................................................................................................................38

Analog Display Signals (Intel

82945G/82945GC/ 82945GZ GMCH Only) .......39

Clocks, Reset, and Miscellaneous.....................................................................40

Direct Media Interface (DMI).............................................................................41

Intel

Serial DVO (SDVO) Interface (Intel

82945G/82945GC/82945GZ GMCH

Only).................................................................................................................41

Power and Ground............................................................................................43

Reset States and Pull-up/Pull-downs.................................................................44

1.4

1.5

Signal Description .........................................................................................................31

2.1

2.2

2.3

2.4

2.5

2.6

2.7

2.8

2.9

2.10

2.11

Register Description......................................................................................................49

3.1

3.2

3.3

Platform Configuration......................................................................................50

Configuration Mechanisms................................................................................53

3.3.1

Standard PCI Configuration Mechanism ............................................53

3.3.2

PCI Express* Enhanced Configuration Mechanism (Intel

82945G/82945GC/82945P/82945PL (G)MCH Only)...........................53

Routing Configuration Accesses .......................................................................55

3.4.1

Internal Device Configuration Accesses .............................................56

3.4.2

Bridge Related Configuration Accesses .............................................57

3.4.2.1

PCI Express* Configuration Accesses (Intel

82945G/82945GC/82945P/82945PL (G)MCH Only) ..........57

3.4

Intel

82945G/82945G/82945GC GMCH and 82945P/82945PL MCH Datasheet

3.5

3.4.2.2

DMI Configuration Accesses .............................................58

I/O Mapped Registers .......................................................................................58

3.5.1

CONFIG_ADDRESS—Configuration Address Register......................59

3.5.2

CONFIG_DATA—Configuration Data Register...................................60

Device 0 Configuration Register Details............................................................64

4.1.1

VID—Vendor Identification (D0:F0)....................................................64

4.1.2

DID—Device Identification (D0:F0) ....................................................64

4.1.3

PCICMD—PCI Command (D0:F0) .....................................................65

4.1.4

PCISTS—PCI Status (D0:F0) ............................................................66

4.1.5

RID—Revision Identification (D0:F0) .................................................67

4.1.6

CC—Class Code (D0:F0)...................................................................67

4.1.7

MLT—Master Latency Timer (D0:F0).................................................68

4.1.8

HDR—Header Type (D0:F0) ..............................................................68

4.1.9

SVID—Subsystem Vendor Identification (D0:F0) ...............................68

4.1.10 SID—Subsystem Identification (D0:F0)..............................................69

4.1.11 CAPPTR—Capabilities Pointer (D0:F0) .............................................69

4.1.12 EPBAR—Egress Port Base Address (D0:F0) .....................................70

4.1.13 MCHBAR—(G)MCH Memory Mapped Register Range Base Address

(D0:F0) ..............................................................................................71

4.1.14 PCIEXBAR—PCI Express* Register Range Base Address (D0:F0)

(Intel 82945G/82945GC/82945P/82945PL (G)MCH Only) ................72

4.1.15 DMIBAR—Root Complex Register Range Base Address (D0:F0) ......74

4.1.16 GGC—GMCH Graphics Control Register (D0:F0) (Intel

82945G/82945GC/82945GZ GMCH Only) ........................................75

4.1.17 DEVEN—Device Enable (D0:F0) .......................................................76

4.1.18 PAM0—Programmable Attribute Map 0 (D0:F0) ................................77

4.1.19 PAM1—Programmable Attribute Map 1 (D0:F0) ................................78

4.1.20 PAM2—Programmable Attribute Map 2 (D0:F0) ................................79

4.1.21 PAM3—Programmable Attribute Map 3 (D0:F0) ................................80

4.1.22 PAM4—Programmable Attribute Map 4 (D0:F0) ................................81

4.1.23 PAM5—Programmable Attribute Map 5 (D0:F0) ................................82

4.1.24 PAM6—Programmable Attribute Map 6 (D0:F0) ................................83

4.1.25 LAC—Legacy Access Control (D0:F0) ...............................................84

4.1.26 TOLUD—Top of Low Usable DRAM (D0:F0)......................................85

4.1.27 SMRAM—System Management RAM Control (D0:F0).......................86

4.1.28 ESMRAMC—Extended System Management RAM Control (D0:F0) ..87

4.1.29 ERRSTS—Error Status (D0:F0) .........................................................88

4.1.30 ERRCMD—Error Command (D0:F0)..................................................89

4.1.31 SKPD—Scratchpad Data (D0:F0) ......................................................90

4.1.32 CAPID0—Capability Identifier (D0:F0) ...............................................90

MCHBAR Register ............................................................................................91

4.2.1

C0DRB0—Channel A DRAM Rank Boundary Address 0 ....................92

4.2.2

C0DRB1—Channel A DRAM Rank Boundary Address 1 ....................94

4.2.3

C0DRB2—Channel A DRAM Rank Boundary Address 2 ....................94

4.2.4

C0DRB3—Channel A DRAM Rank Boundary Address 3 ....................94

4.2.5

C0DRA0—Channel A DRAM Rank 0,1 Attribute ................................95

4.2.6

C0DRA2—Channel A DRAM Rank 2,3 Attribute ................................95

4.2.7

C0DCLKDIS—Channel A DRAM Clock Disable .................................96

4.2.8

C0BNKARC—Channel A DRAM Bank Architecture............................97

4.2.9

C0DRT1—Channel A DRAM Timing Register ....................................98

4.2.10 C0DRC0—Channel A DRAM Controller Mode 0 ................................99

Host Bridge/DRAM Controller Registers (D0:F0) ...........................................................62

4.1

4.2

Intel 82945G/82945GZ/82945GC GMCH and 82945P/82945PL MCH Datasheet

4.3

4.2.11 C0DRC1—Channel A DRAM Controller Mode 1 ..............................101

4.2.12 C1DRB0—Channel B DRAM Rank Boundary Address 0 ..................101

4.2.13 C1DRB1—Channel B DRAM Rank Boundary Address 1 ..................101

4.2.14 C1DRB2—Channel B DRAM Rank Boundary Address 2 ..................101

4.2.15 C1DRB3—Channel B DRAM Rank Boundary Address 3 ..................102

4.2.16 C1DRA0—Channel B DRAM Rank 0,1 Attribute ..............................102

4.2.17 C1DRA2—Channel B DRAM Rank 2,3 Attribute ..............................102

4.2.18 C1DCLKDIS—Channel B DRAM Clock Disable ...............................102

4.2.19 C1BNKARC—Channel B Bank Architecture.....................................102

4.2.20 C1DRT1—Channel B DRAM Timing Register 1 ...............................103

4.2.21 C1DRC0—Channel B DRAM Controller Mode 0 ..............................103

4.2.22 C1DRC1—Channel B DRAM Controller Mode 1 ..............................103

4.2.23 PMCFG—Power Management Configuration ...................................103

4.2.24 PMSTS—Power Management Status...............................................104

EPBAR Registers—Egress Port Register Summary ........................................105

4.3.1

EPESD—EP Element Self Description.............................................106

4.3.2

EPLE1D—EP Link Entry 1 Description.............................................107

4.3.3

EPLE1A—EP Link Entry 1 Address..................................................108

4.3.4

EPLE2D—EP Link Entry 2 Description.............................................108

4.3.5

EPLE2A—EP Link Entry 2 Address..................................................109

Host-PCI Express* Bridge Registers (D1:F0) (Intel 82945G/82945GC/82945P/82945PL

Only)...........................................................................................................................110

5.1

Configuration Register Details (D1:F0)............................................................113

5.1.1

VID1—Vendor Identification (D1:F0) ................................................113

5.1.2

DID1—Device Identification (D1:F0) ................................................113

5.1.3

PCICMD1—PCI Command (D1:F0) .................................................114

5.1.4

PCISTS1—PCI Status (D1:F0) ........................................................116

5.1.5

RID1—Revision Identification (D1:F0) .............................................117

5.1.6

CC1—Class Code (D1:F0) ...............................................................117

5.1.7

CL1—Cache Line Size (D1:F0) ........................................................118

5.1.8

HDR1—Header Type (D1:F0) ..........................................................118

5.1.9

PBUSN1—Primary Bus Number (D1:F0) .........................................118

5.1.10 SBUSN1—Secondary Bus Number (D1:F0).....................................119

5.1.11 SUBUSN1—Subordinate Bus Number (D1:F0) ................................119

5.1.12 IOBASE1—I/O Base Address (D1:F0)..............................................120

5.1.13 IOLIMIT1—I/O Limit Address (D1:F0) ..............................................120

5.1.14 SSTS1—Secondary Status (D1:F0) .................................................121

5.1.15 MBASE1—Memory Base Address (D1:F0) ......................................122

5.1.16 MLIMIT1—Memory Limit Address (D1:F0) .......................................123

5.1.17 PMBASE1—Prefetchable Memory Base Address (D1:F0) ...............124

5.1.18 PMLIMIT1—Prefetchable Memory Limit Address (D1:F0) ................125

5.1.19 CAPPTR1—Capabilities Pointer (D1:F0) .........................................125

5.1.20 INTRLINE1—Interrupt Line (D1:F0) .................................................126

5.1.21 INTRPIN1—Interrupt Pin (D1:F0).....................................................126

5.1.22 BCTRL1—Bridge Control (D1:F0) ....................................................127

5.1.23 PM_CAPID1—Power Management Capabilities (D1:F0)..................129

5.1.24 PM_CS1—Power Management Control/Status (D1:F0)....................130

5.1.25 SS_CAPID—Subsystem ID and Vendor ID Capabilities (D1:F0) ......131

5.1.26 SS—Subsystem ID and Subsystem Vendor ID (D1:F0)....................131

5.1.27 MSI_CAPID—Message Signaled Interrupts Capability ID (D1:F0)....132

5.1.28 MC—Message Control (D1:F0) ........................................................133

5.1.29 MA—Message Address (D1:F0) .......................................................134

Intel

82945G/82945G/82945GC GMCH and 82945P/82945PL MCH Datasheet

QG82945PSL8FV Related Products

	QG82945PSL8FV	QG82945PLSL8V4	QG82945PL
Description	Memory Controller, PBGA1202,	Memory Controller, PBGA1202,	Memory Controller, PBGA1202
Is it Rohs certified?	conform to	conform to	conform to
Maker	Intel	Intel	Intel
package instruction	BGA, BGA1202(UNSPEC)	BGA, BGA1202(UNSPEC)	BGA, BGA1202(UNSPEC)
Reach Compliance Code	compliant	compliant	compliant
Number of terminals	1202	1202	1202
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	BGA	BGA
Encapsulate equivalent code	BGA1202(UNSPEC)	BGA1202(UNSPEC)	BGA1202(UNSPEC)
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY
power supply	1.5,2.5 V	1.5,2.5 V	1.5,2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum slew rate	13800 mA	13800 mA	13800 mA
surface mount	YES	YES	YES
Terminal form	BALL	BALL	BALL
Terminal location	BOTTOM	BOTTOM	BOTTOM
Base Number Matches	-	1	1

Recommended Resources

Do you know about the X-Class platform and XGS 8000/XGS 12000 image sensor?

Battery charge controller ADP3810/3811 circuit

TDA2822 wireless headset circuit diagram

Constant voltage source with load current up to 5A

Computer motherboard circuit diagram 430TX_08

Computer motherboard circuit diagram 820 1_37

A table showing the 5G global operator frequency band list: ...; Jacktang Wireless Connectivity

atmega128 timer interrupt exception: #pragma interrupt_handler timer1_capt_isr:12 void timer1_capt_isr(void) { Service program; ETIMSK=0B00000100; TCNT3=10000; } #pragma interrupt_handler timer3_ovf_isr:30 void timer3_ovf_isr(void) { Ser...; zhangquanchang Microchip MCU

Windows Mobile 5.0 system driver development environment construction: [color=#362e2b][font=Arial](1) Install Windows Mobile 5.0 system and Platform Builder for Windows Mobile 5.0[/font][/color] [color=#362e2b][font=Arial]WM50_OAK_RTM \Microsoft Platform Builder for Wind...; Wince.Android Embedded System

What is the PLC input and output delay effect? It means that there is an input signal, but it is not reflected. After a few thousandths of a second, it is reflected.: What is the PLC input and output delay effect? It means that there is an input signal, but it is not reflected. After a few thousandths of a second, it is reflected....; STORMc DSP and ARM Processors

Can the thyristor phase-shift and step down the voltage to 50 volts to power the furnace wire?: There is a device that needs to be heated. The electric furnace wire needs a voltage of 50 volts and a power of 4K watts. I want to use a power controller (thyristor module) to reduce the voltage from...; eeleader Industrial Control Electronics

How difficult is it to simulate circuits? . . . . .: How difficult is analog circuit? How to design an analog circuit? Faced with a lot of functions, where should I start with the solution of analog circuit? I am at a loss. I read "Analog Circuit Basics...; 徒步 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components