EEWORLDEEWORLDEEWORLD

Part Number

Search

554AD000231BG

Description
LVPECL Output Clock Oscillator, 156.25MHz Nom, ROHS COMPLIANT, SMD, 8 PIN
CategoryPassive components    oscillator   
File Size3MB,115 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

554AD000231BG Overview

LVPECL Output Clock Oscillator, 156.25MHz Nom, ROHS COMPLIANT, SMD, 8 PIN

554AD000231BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresIT CAN ALSO OPERATE AT 148.50000 MHZ, 135.00000 MHZ AND 125.00000 MHZ
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
JESD-609 codee4
Manufacturer's serial number554
Installation featuresSURFACE MOUNT
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si554
Q
U A D
F
R E Q U E N C Y
VCXO (10 MH
Z T O
1.4 GH
Z
)
Features
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Ordering Information:
See page 7.
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
FS[1]
7
V
C
1
2
3
8
FS[0]
6
5
4
V
DD
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
FS1
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
FS0
ADC
V
c
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si554
[Atmel SAM R21 Creative Competition Weekly Plan] + BitCloud Wireless Data Sending and Receiving
[i=s] This post was last edited by damiaa on 2015-4-1 22:46[/i]First, let's look at the message buffer structure and data sending related structures in BitCloud: /typedef struct { /** The status of th...
damiaa Microchip MCU
24c02 Chinese official data manual pdf
24c02 Chinese official data manual pdf...
wangwei20060608 Electronics Design Contest
Looking for MCU development talents
Our unit now has a project that is urgently looking for MCU development talents. The project is to develop something similar to an electric car. Qualified people are welcome to contact us by phone: 13...
eunicebian MCU
Some doubts about the capture
When the cc1 channel is configured as input, ic1 is mapped to TI1FP1 and ic1 is mapped to TI2FP1. Does it mean that you can choose CH1 or CH2 to capture the signal of channel 1? What is the difference...
sang523 stm32/stm8
During the epidemic prevention and control, don’t forget to have a date with spring!
Today is a special year. The outbreak of the new crown made the beginning of 2020 seem to be frozen. After the efforts of the whole nation to fight the epidemic, we finally achieved a phased victory a...
okhxyyo Talking
In Vxwords, how to disable export of functions?
In vxworks, how to disable exporting functions? For example, in windows, use __declspec(dllexport) to export functions. If you don't have it, you can't export functions. Note that the exported library...
zhanying012 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2022  1923  2632  1495  699  41  39  53  31  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号