CAT28F102TR-12 datasheet, PDF - EEWORLD Datasheet

CAT28F102TR-12: DescriptionFlash, 64KX16, 120ns, PDSO40, 10 X 20 MM, REVERSE, TSOP-40; Categorystorage storage; File Size423KB，14 Pages; ManufacturerCatalyst; Websitehttp://www.catalyst-semiconductor.com/

Download Datasheet Parametric View All

CAT28F102TR-12 Overview

Flash, 64KX16, 120ns, PDSO40, 10 X 20 MM, REVERSE, TSOP-40

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Catalyst
Parts packaging code	TSOP
package instruction	TSOP1-R, TSSOP40,.8,20
Contacts	40
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	120 ns
command user interface	YES
Data polling	NO
JESD-30 code	R-PDSO-G40
JESD-609 code	e0
length	18.4 mm
memory density	1048576 bit
Memory IC Type	FLASH
memory width	16
Number of functions	1
Number of terminals	40
word count	65536 words
character code	64000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64KX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP1-R
Encapsulate equivalent code	TSSOP40,.8,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programming voltage	12 V
Certification status	Not Qualified
reverse pinout	YES
Maximum seat height	1.2 mm
Maximum standby current	0.0001 A
Maximum slew rate	0.05 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
switch bit	NO
type	NOR TYPE
width	10 mm

What is the MSP430 development environment you usually use?: I'm currently using IAR, what development environment do you guys use? Can you recommend a few? :)....; beian10 Microcontroller MCU

Push-pull circuit: As shown in the picture, is the Q3Q4 circuit drawn incorrectly? A push-pull circuit should not be drawn like this. Today I saw an old professor drawing it like this, and I was afraid to ask, isn't Q3Q...; aq1261101415 Analog electronics

Program to implement LMS algorithm using VHDL: Urgently looking for VHDL program to implement LMS algorithm...; ajiao3744 FPGA/CPLD

Coroutine: [align=left]Coroutine is mainly used to solve the problem of excessive rtos resource usage. For rtos tasks, each task will have a stack. The size of the stack space is generally around 4K, which may b...; 凌海滨 Embedded System

Zichao Technology Co., Ltd.: Our company is an agent with strong support from Shanghai Ruyun Corporation. We sell various high-performance ICs such as charging management, reset circuit, high-power LED driver, DC/DC and AC/DC to ...; rml117 Talking

Design of a Digital Integrated Circuit Test System: Abstract: This paper introduces the working principle and composition of a digital integrated circuit test system. The software and hardware design scheme of the system is proposed. The system is base...; BBB FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components