530MB59M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530MB59M0000DG

530MB59M0000DG: DescriptionLVPECL Output Clock Oscillator, 59MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MB59M0000DG Overview

LVPECL Output Clock Oscillator, 59MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB59M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	59 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Application of field effect transistors in pocket radio circuits

Power outage emergency light circuit (4)

Logarithmic amplifier circuit

4017 Basic Demonstration Circuit

TA7271P power amplifier circuit

Simple and practical remote control switch circuit

Eye-opening --- Look at the AVR microcontroller design examples of foreign engineers --- serialization: This is an AVR microcontroller design example extracted from a foreign website. The URL is [url=http://www.avrfreaks.net]http://www.avrfreaks.net[/url]. Because my English level is very poor and my te...; tiankai001 Microchip MCU

J-link firmware recovery tutorial under Win10: [i=s]This post was last edited by Tongxiaokaocode on 2016-6-5 01:38[/i] [size=4][color=#ff0000]“Life lies in struggling - struggle hard”[/color][/size] Let me first talk about the cause of the inciden...; 通宵敲代码 ARM Technology

Can ADS1.2 generate .a? How to generate it?: Can ADS1.2 generate .a? How to generate it?Please have a look, thank you....; husion Embedded System

[Reprint] Building a Qt + OpenCV development environment under arm-linux (Altera DE1 Soc): Original address: [size=14px][url=http://blog.sina.com.cn/s/blog_94f416f00102uybc.html]http://blog.sina.com.cn/s/blog_94f416f00102uybc.html[/url][/size] [color=#464646][b]Baidu cloud disk address: [ur...; chenzhufly FPGA/CPLD

[Evaluation of SGP40] - SGP40 gas concentration cycle test: [i=s]This post was last edited by elike on 2021-2-27 15:06[/i][Evaluation of SGP40]-SGP40 gas concentration cycle test 1 Experimental process and records Using the solution prepared in the previous ex...; elike Sensor

Received the eZ430-RF2500 board, the workmanship is very fine!: I received a free trial of the eZ430-RF2500 board today. It is a very fine board. I didn't upload any pictures because it doesn't have a camera. I will upload them another day. Now I have to learn 430...; fxw451 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components