HCC4541B
HCF4541B
PROGRAMMABLE TIMER
16 STAGE BINARI COUNTER
LOW SYMMETRICAL OUTPUT RESISTANCE,
TYPICALLY 100 OHM AT V
DD
= 15V
OSCILLATOR FREQUENCY RANGE : DC TO
100kHz
AUTO OR MASTER RESET DISABLES OSCIL-
LATOR DURING RESET TO REDUCE POWER
DISSIPATION
OPERATES WITH VERY SLOW CLOCK RISE
AND FALL TIMES
BUILT-IN LOW-POWER RC OSCILLATOR
EXTERNAL CLOCK (applied to pin 3) CAN BE
USED INSTEAD OF OSCILLATOR
OPERATES AS 2
N
FREQUENCY DIVIDER OR
AS A SINGLE-TRANSITION TIMER
Q/Q SELECT PROVIDES OUTPUT LOGIC
LEVEL FLEXIBILITY
CAPABLE OF DRIVING SIX LOW POWER TTL
LOADS, THREE LOW-POWER SCHOTTKY
LOADS, PR SIX HTL LOADS OVER THE
RATED TEMPERATURE RANGE
SYMMETRICAL
OUTPUT
CHARAC-
TERISTICS
100% TESTED FOR QUIESCENT CURRENT
AT 20V
5-10-15V PARAMETRIC RATINGS
MEETS ALL REQUIREMENTS OF JEDEC TEN-
TATIVE STANDARD N 13A, ”STANDARD SPE-
CIFICATIONS FOR DESCRIPTION OF ’ B ’
SERIES CMOS DEVICES”
DESCRIPTION
The
HCC/HCF4541B
Programmable Timer is com-
posed of a 16-stage binary counter, an oscillator
controlled by 2 external resistors and a capacitor, an
output control logic and an automatic power-on
reset circuit. The counter varies on positive-edge
clock transation and it can be cleared by the MAS-
TER RESET input. The output from this timer is the
Q or Q output from the 8th, 13th, or 16th counter
stage. The choice of the stage depends on the time-
select inputs A or B (see frequency selection table).
The output is available in one of the two modes that
can be selected via the MODE input, pin 10 (see
truth table). The output turns out as a continuous
square wave, with a frequency equal to the oscillator
frequency divided by 2
N
. When this MODE input is
November 1996
1/11
EY
(Plastic Package)
F
(Ceramic Frit Seal Package)
M1
C1
(Micro Package)
(Plastic Chip Carrier)
ORDER CODES :
HCC4541 BF
HCF4541 BM1
HCF4541 BEY
HCF4541 BC1
PIN CONNECTION
(top view)
HCC/HCF4541B
a logic ” 1 ”, when it is a logic ” 0 ” and after a MAS-
TER RESET is started, and Q output has been se-
lected, the output goes up to a high state after 2
N-1
counts. It remains in that state till another MASTER
RESET pulse is apply or the mode input is a logic ”
1 ”. The process starts by setting the AUTO RESET
input (pin 5) to logic ” 0 ” and switching power on. If
pin 5 is set to logic ” 1 ”, the AUTO RESET circuit is
not enabled and counting cannot start till a positive
MASTER RESET pulse is applied, returning to a low
level. The AUTO RESET consumes a remarkable
RC Oscillator Circuit.
amount of power and should not be used if low-
power operation is wanted.
The frequency of the oscillator depends on the RC
network. It can be calculated using the following for-
mula:
1
f
=
2.3 R
TC
C
TC
where f is between 1 kHz and 100 kHz
and RS
≥
10 kΩ and
≈
2 R
TC
FUNCTIONAL DIAGRAM
2/11
HCC/HCF4541B
ABSOLUTE MAXIMUM RATINGS
Symbol
V
DD
*
V
I
I
I
P
tot
Supply Voltage :
Input Voltage
DC Input Current (any one input)
Total Power Dissipation (per package)
Dissipation per Output Transistor
for T
op
= Full Package-temperature range
Operating Temperature :
HCC
Types
HCF
Types
Storage Temperature
Parameter
HCC
Types
HCF
Types
Valu e
– 0.5 to + 20
– 0.5 to + 18
– 0.5 to V
DD
+ 0.5
±
10
200
100
– 55 to + 125
– 40 to + 85
– 65 to + 150
Unit
V
V
V
mA
mW
mW
°C
°C
°C
T
op
T
stg
Stresses above those listed under ” Absolute Maximum Ratings ” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above those indicated in the operational sec-
tions of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device
reliability.
* All voltages are with respect to V
SS
(GND).
RECOMMENDED OPERATING CONDITIONS
Symbol
V
DD
V
I
T
op
Supply Voltage :
Input Voltage
Operating Temperature :
HCC
Types
HCF
Types
Parameter
HCC
Types
HCF
Types
Valu e
3 to 18
3 to 15
0 to V
DD
– 55 to 125
– 40 to 85
Unit
V
V
V
°C
°C
LOGIC DIAGRAM
3/11
HCC/HCF4541B
STATIC ELECTRICAL
Test Conditio ns
Symbol
Parameter
V
I
(V)
0/5
HCC 0/10
Types 0/15
0/20
0/5
HCF
Types 0/10
0/15
V
OH
Output High
Voltage
0/5
0/10
0/15
V
OL
Output Low
Voltage
5/0
10/0
15/0
V
IH
Input High
Voltage
1/9
<1
<1
<1
<1
<1
<1
0.5/4.5 < 1
<1
1.5/13.5 < 1
V
IL
Input Low
Voltage
4.5/0.5 < 1
9/1
0/5
HCC 0/5
Types 0/10
0/15
0/5
HCF 0/5
Types 0/10
0/15
I
OL
Output
Sink
Current
0/5
HCC
Types 0/10
0/15
HCF
Types 0/10
0/15
I
IH
, I
IL
Input
Leakage
Current
Input Capacitance
0/18
0/5
4.6
2.5
9.5
13.5
4.6
2.5
9.5
13.5
0.4
0.5
1.5
0.4
0.5
1.5
Any Input
Any Input
<1
13.5/1.5 < 1
I
OH
Output
Drive
Current
V
O
(V)
I
O
V
(uA
D D
(V)
)
5
10
15
20
5
10
15
5
10
15
5
10
15
5
10
15
5
10
15
5
5
10
15
5
5
10
15
5
10
15
5
10
15
18
– 1.9
– 6.2
– 5.0
– 12.6
– 1.85
– 6.0
– 4.8
– 12
1.9
5.0
12.6
1.85
4.8
12
±
0.1
3.5
7
11
1.5
3
4
– 1.55 – 3.1
–5
–4
– 10
–5
–4
– 10
1.55
4
10
1.55
4
10
– 10
–8
– 20
– 10
–8
– 20
3.1
8
20
3.1
8
20
±
0.1
–
5
Valu e
T
Low
Min.
Max.
5
10
20
100
5
10
20
4.95
9.95
14.95
0.05
0.05
0.05
3.5
7
11
1.5
3
4
– 1.08
–3
– 2.8
– 7.2
– 1.26
– 4.1
– 3.3
– 8.4
1.08
2.8
7.2
1.26
3.3
8.4
±
0.1
7.5
±
1
µA
pF
mA
mA
4.95
9.95
14.95
0.05
0.05
0.05
3.5
7
11
1.5
3
4
V
V
Min.
25°C
T
High
Unit
Typ. Max. Min. Max.
0.04
0.04
0.04
0.08
0.04
0.04
0.04
5
10
20
100
5
10
20
4.95
9.95
14.95
0.05
0.05
0.05
V
V
150
300
600
3000
150
300
600
µA
I
L
Quiescent
Current
– 1.55 – 3.1
C
I
5
* T
Low
= - 55C for HCC device : - 40C for HCF device.
* T
High
= + 125C for HCC device : + 85C for HCF device.
The Noise Margin for both ” 1 ” and ” 0 ” level is : 1V min. with V
DD
= 5V 2V min. with V
DD
= 10V 2.5V min. with V
DD
= 15V
4/11
HCC/HCF4541B
DYNAMIC ELECTRICAL CHARACTERISTICS
(T
amb
= 25°C, C
L
= 50pF, R
L
= 200kΩ,
typical temperature coefficient for all V
DD
values is 0.3%/°C, all input rise and fall time = 20ns)
Symbol
(2
8
)
t
PHL
t
PLH
(2 )
t
PHL
t
PLH
t
THL
Transition Time
16
Parameter
Propagation Delay Time
Clock to Q
VDD
(V)
5
10
15
5
10
15
5
10
15
Valu es
Min.
Typ.
3.5
1.25
0.9
6
3.5
2.5
100
50
40
180
90
65
900
300
225
300
100
85
1.5
4
6
Unlimited
Max.
10.5
3.8
2.9
18
10
7.5
200
100
80
360
180
130
Unit
µs
µs
ns
t
TLH
5
10
15
Master Reset, Clock Pulse Width
5
10
15
ns
f
CL
Maximum Clock Pulse Input Frequency
5
10
15
MHz
tr, tf
Maximum Clock Pulse Input Rise or Fall Time
5
10
15
µs
5/11
京公网安备 11010802033920号
EEWORLD
