datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> NBSG86AMA1TBG
PDF
Preview

NBSG86AMA1TBG

Description
SPECIALTY LOGIC CIRCUIT, BGA16, 4 X 4 MM, 0.96 MM HEIGHT, LEAD FREE, FCLGA-16
Categorylogic    logic   
File Size187KB，15 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric View All

NBSG86AMA1TBG Overview

SPECIALTY LOGIC CIRCUIT, BGA16, 4 X 4 MM, 0.96 MM HEIGHT, LEAD FREE, FCLGA-16

NBSG86AMA1TBG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerON Semiconductor
Parts packaging codeLGA
package instructionTBGA, LGA16,4X4,40
Contacts16
Reach Compliance Codecompliant
Other featuresNECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V
series86
JESD-30 codeS-XBGA-B16
JESD-609 codee3
length4 mm
Logic integrated circuit typeLOGIC CIRCUIT
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
encapsulated codeTBGA
Encapsulate equivalent codeLGA16,4X4,40
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply+-2.5/+-3.3 V
Maximum supply current (ICC)39 mA
Prop。Delay @ Nom-Sup0.22 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.03 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyECL
Temperature levelOTHER
Terminal surfaceMATTE TIN
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width4 mm

NBSG86AMA1TBG Preview

NBSG86A
2.5V/3.3V SiGe Differential
Smart Gate with Output
Level Select
The NBSG86A is a multi-function differential Logic Gate which
can be configured as an AND/NAND, OR/NOR, XOR/XNOR, or 2:1
MUX. This device is part of the GigaComm™ family of high
performance Silicon Germanium products. The device is housed in a
low profile 4x4 mm, 16-pin, flip-chip LGA or a 3x3 mm 16 pin QFN
package.
Differential inputs incorporate internal 50
W
termination resistors
and accept NECL (Negative ECL), PECL (Positive ECL),
LVCMOS/LVTTL, CML, or LVDS. The Output Level Select (OLS)
input is used to program the peak- to- peak output amplitude between
0 and 800 mV in five discrete steps.
The NBSG86A employs input default circuitry so that under open
input conditions (D
x
, D
x
, VTD
x
, VTD
x,
VTSEL) the outputs of the
device will remain stable.
Features
http://onsemi.com
MARKING
DIAGRAMS*
FCBGA-16
BA SUFFIX
CASE 489
SG
86A
LYW
•
•
•
•
•
•
•
•
•
1
1
QFN-16
MN SUFFIX
CASE 485G
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
= Pb-Free Package
G
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 12 of this data sheet.
©
Semiconductor Components Industries, LLC, 2007
1
August, 2007 - Rev. 11
Publication Order Number:
NBSG86A/D
ÇÇ
ÇÇ
Maximum Input Clock Frequency > 8 GHz Typical
Maximum Input Data Rate > 8 Gb/s Typical
165 ps Typical Propagation Delay
40 ps Typical Rise and Fall Times
Selectable Swing PECL Output with Operating Range:
V
CC
= 2.375 V to 3.465 V with V
EE
= 0 V
Selectable Swing NECL Output with NECL Inputs with
Operating Range: V
CC
= 0 V with V
EE
= -2.375 V to -3.465 V
Selectable Output Level (0 V, 200 mV, 400 mV,
600 mV, or 800 mV Peak-to-Peak Output)
50
W
Internal Input Termination Resistors
Pb-Free Packages are Available
FCLGA-16
MA SUFFIX
CASE 526
NBSG
86A
ALYW
G
16
SG
86A
ALYWG
G
NBSG86A
1
A
VTD1
2
D1
3
D1
4
VTD1
VTD0 D0
16
OLS
15
D0
14
VTD0
13
Exposed Pad
(EP)
12
11
V
EE
Q
Q
V
CC
1
2
NBSG86A
3
4
5
VTD1
6
D1
7
8
B
SEL
VTSEL
V
CC
Q
SEL
SEL
OLS
V
EE
Q
C
SEL
VTSEL
10
9
D
VTD0
D0
D0
VTD0
D1 VTD1
Figure 1. BGA-16 and LGA-16 Pinout
(Top View)
Table 1. Pin Description
Pin
BGA
C2
C1
QFN
1
2
Name
OLS
(Note 3)
SEL
I/O
Input
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
-
-
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
-
-
RSECL Output
RSECL Output
-
-
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
ECL, CML,
LVCMOS, LVDS,
LVTTL Input
-
-
Figure 2. QFN-16 Pinout
(Top View)
Description
Input Pin for the Output Level Select (OLS). See Table 2.
Inverted Differential Select Logic Input.
B1
3
SEL
Noninverted Differential Select Logic Input.
B2
A1
A2
4
5
6
VTSEL
VTD1
D1
Common Internal 50
W
Termination Pin for SEL/SEL. See Table 7. (Note 1)
Internal 50
W
termination pin. See Table 7. (Note 1)
Noninverted Differential Input 1. Internal 75 kW to V
EE
.
A3
7
D1
Inverted Differential Input 1. Internal 75 kW to V
EE
and 36.5 kW to V
CC
.
A4
B3
B4
C4
C3
D4
D3
8
9
10
11
12
13
14
VTD1
V
CC
Q
Q
V
EE
VTD0
D0
Internal 50
W
Termination Pin. See Table 7. (Note 1)
Positive Supply Voltage (Note 2)
Noninverted Differential Output. Typically Terminated with 50
W
Resistor to
V
TT
= V
CC
- 2 V.
Inverted Differential Output. Typically Terminated with 50
W
Resistor to
V
TT
= V
CC
- 2 V
Negative Supply Voltage (Note 2)
Internal 50
W
Termination Pin. See Table 7. (Note 1)
Inverted Differential Input 0. Internal 75 kW to V
EE
and 36.5 kW to V
CC
.
D2
15
D0
Noninverted Differential Input 0. Internal 75 kW to V
EE
.
D1
N/A
16
-
VTD0
EP
Internal 50
W
Termination Pin. See Table 7. (Note 1)
Exposed Pad. The thermally exposed pad on package bottom (see case drawing)
must be attached to a heat-sinking conduit.
1. In the differential configuration when the input termination pins (VTDx, VTDx, VTSEL) are connected to a common termination voltage,
and if no signal is applied then the device will be susceptible to self-oscillation.
2. All V
CC
and V
EE
pins must be externally connected to Power Supply to guarantee proper operation.
3. When an output level of 400 mV is desired and V
CC
- V
EE
> 3.0 V, 2 kW resistor should be connected from OLS pin to V
EE
.
http://onsemi.com
2
NBSG86A
Table 2. OUTPUT LEVEL SELECT OLS
OLS
V
CC
V
CC
- 0.4 V
V
CC
- 0.8 V
V
CC
- 1.2 V
V
EE
(Note 4)
Float
Q/Q VPP
800 mV
200 mV
600 mV
0
400 mV
600 mV
OLS Sensitivity
OLS - 75 mV
OLS
$
150 mV
OLS
$
100 mV
OLS
$
75 mV
OLS
$
100 mV
N/A
4. When an output level of 400 mV is desired and V
CC
- V
EE
> 3.0 V, 2.0 kW resistor should be
connected from OLS to V
EE
.
50
W
VTD0
D0
R
1
D0
VTD0
50
W
50
W
VTD1
D1
R
1
D1
VTD1
50
W
VTSEL
SEL
SEL
R
1
R
2
50
W
50
W
R
1
Q
Q
R
2
Figure 3. Logic Diagram
50
W
VTD0
VT or
V
BB
V
CC
VTD0
VTD1
50
W
50
W
D0
D0
Q
Q
D1
D1
VTD1
50
W
50
W
50
W
V
EE
V
CC
SEL
D0
0
0
0
0
Table 3. AND/NAND TRUTH TABLE
(Note 5)
m
D1
0
0
1
1
b
SEL
0
1
0
1
m
*
b
Q
0
0
0
1
m
5. D0, D1, SEL are inverse of D0, D1, SEL unless specified other‐
wise.
VTSEL
SEL
b
Figure 4. Configuration for AND/NAND Function
http://onsemi.com
3
NBSG86A
50
W
VTD0
m
VTD0
50
W
50
W
VTD1
V
CC
VT or V
BB
VTD1
50
W
D0
D0
Q
Q
D1
D1
50
W
50
W
Table 4. OR/NOR TRUTH TABLE**
m
D0
0
0
1
1
D1
1
1
1
1
b
SEL
0
1
0
1
m
or
b
Q
0
1
1
1
** D0, D1, SEL are inverse of D0, D1, SEL unless specified
otherwise.
VTSEL
SEL
b
SEL
Figure 5. Configuration for OR/NOR Function
50
W
VTD0
m
VTD0
50
W
50
W
VTD1
D0
D0
Q
Q
D1
D1
Table 5. XOR/XNOR TRUTH TABLE**
m
D0
0
0
1
50
W
1
D1
1
1
0
0
b
SEL
0
1
0
1
m
XOR
b
Q
0
1
1
0
VTD1
50
W
50
W
VTSEL
SEL
** D0, D1, SEL are inverse of D0, D1, SEL unless specified oth‐
erwise.
SEL
b
Figure 6. Configuration for XOR/XNOR Function
50
W
VTD0
D0
D0
VTD0
50
W
50
W
VTD1
D1
D1
VTD1
50
W
50
W
50
W
Q
Q
Table 6. 2:1 MUX TRUTH TABLE**
SEL
1
0
Q
D1
D0
** D0, D1, SEL are inverse of D0, D1, SEL unless specified
otherwise.
VTSEL
SEL
SEL
Figure 7. Configuration for 2:1 MUX Function
http://onsemi.com
4
NBSG86A
Table 7. Interfacing Options
INTERFACING OPTIONS
CML
LVDS
AC-COUPLED
RSECL, PECL, NECL
LVTTL, LVCMOS
CONNECTIONS
Connect VTD0, VTD1, VTSEL and VTD0, VTD1 to V
CC
Connect VTD0, VTD1, VTD0 and VTD1 together. Leave VTSEL open.
Bias VTD0, VTD1, VTSEL and VTD0, VTD1 Inputs within (VIHCMR) Common Mode Range
Standard ECL Termination Techniques
An external voltage should be applied to the unused complementary differential input.
Nominal voltage 1.5 V for LVTTL and V
CC
/2 for LVCMOS inputs.
Table 8. ATTRIBUTES
Characteristics
Internal Input Pulldown Resistors
Internal Input Pullup Resistor
ESD Protection
(R
1
)
(R
2
)
Human Body Model
Machine Model
Charged Device Model
Pb Pkg
FCBGA-16, FCLGA-16
16-QFN
Flammability Rating
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
6. For additional information, see Application Note AND8003/D.
Oxygen Index: 28 to 34
Level 3
Level 1
Value
75 kW
37.5 kW
> 1 KV
> 50 V
> 4 KV
Pb-Free Pkg
Level 3
Level 1
Moisture Sensitivity (Note 6)
UL 94 V-0 @ 0.125 in
364
Table 9. MAXIMUM RATINGS
(Note 7)
Symbol
V
CC
V
EE
V
I
V
INPP
I
IN
I
out
T
A
T
stg
q
JA
Parameter
Positive Power Supply
Negative Power Supply
Positive Input
Negative Input
Differential Input Voltage |D
n
- D
n
|
Input Current Through R
T
(50
W
Resistor)
Output Current
Operating Temperature Range
Storage Temperature Range
Thermal Resistance (Junction-to-Ambient)
(Note 8)
0 lfpm
500 lfpm
0 lfpm
500 lfpm
2S2P (Note 8)
2S2P (Note 9)
< 15 sec
< 3 sec @ 260°C
16 FCBGA, FCLGA
16 FCBGA, FCLGA
16 QFN
16 QFN
16 FCBGA, FCLGA
16 QFN
Condition 1
V
EE
= 0 V
V
CC
= 0 V
V
EE
= 0 V
V
CC
= 0 V
V
CC
- V
EE
w
2.8 V
V
CC
- V
EE
< 2.8 V
Static
Surge
Continuous
Surge
16-FCBGA, FCLGA
16-QFN
V
I
v
V
CC
V
I
w
V
EE
Condition 2
Rating
3.6
-3.6
3.6
-3.6
2.8
|V
CC
- V
EE
|
45
80
25
50
-40 to +70
-40 to +85
-65 to +150
108
86
41.6
35.2
5.0
4.0
225
265
Units
V
V
V
V
V
V
mA
mA
mA
mA
°C
°C
°C
°C/W
°C/W
°C/W
°C/W
°C/W
°C/W
°C
q
JC
T
sol
Thermal Resistance (Junction-to-Case)
Wave Solder
Pb (BGA)
Pb-Free
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
7. Maximum Ratings are those values beyond which device damage may occur.
8. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).
9. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.
http://onsemi.com
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Light-controlled anti-theft alarm circuit using photosensitive diode b

Solid state relay circuit one b

Small (2~3 meters) neon light electronic transformer circuit diagram

3-2000V adjustable DC stabilized power supply circuit diagram

Infrared mouse circuit

Using color TV remote control to control toy car circuit

PYB Nano v1.1 Development Board Documentation
The preparations for the PYB Nano development board are finally complete, and the group purchase activity has also begun ([url=https://bbs.eeworld.com.cn/thread-502748-1-1.html]Activity link[/url]), a...
dcexpert MicroPython Open Source section
How do I understand this sentence for? I don’t understand the idea!
#define LED pin led=[12,13,14,15,16,17,18,19] leds = [Pin(led[i], Pin.OUT) for i in range(0,8)]What I don't understand is why there is a statement on the left side of for. I have never seen this form ...
不爱吃鱼的猫 MicroPython Open Source section
Solution to network label error in Proteus
Problem description:In Proteus simulation, a network label error occursSolution:Modify the network label. For example, if the error message shows that the network label is D5, change the label D5 to P...
大一王 51mcu
MSP430 development board download problem!
I am using the MSP430G2 LaunchPad to run an example program on IAR to flash an LED. Everything works fine when debugging, but after exiting debugging, the flashing becomes extremely slow! Pressing RST...
punkl Microcontroller MCU
Why do most MCUs operate at 5V?
5V comes from TTL level, 5 is True, 0 is False, and then the PN node with lower voltage drop was used to derive the 3.3 level.12V and 24V come from car batteries. In the early years, passenger cars ha...
是酒窝啊 stm32/stm8
Brother and sister, please exchange E coins for E cards
The introduction on the forum seems to take a long time. I want to buy a mobile phone for my dad before I leave. I have some E coins in my account. Can anyone help me change them? 150. Thank you very ...
Solo_M Talking
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. 200MXC560MEFC30X25
  2. SP60AD625JA6
  3. CRCW080530R0F100RT1
  4. LP7-D3422M12
  5. FM4SX14P2538MLF
  6. RNC60K2463DSBSL201
  7. HG532113F37GFT
  8. Y0025453R000B9L
  9. 1N5934B
  10. A2006WVU-F-2x7P-MG
  11. 1251S-13P 闭口
  12. MWSA1206S-8R2MT

Popular Articles

  1. Correct measurement method of ground resistance tester
  2. Vishay's automotive high-voltage thick-film chip resistors save board space and reduce costs
  3. How much lithium carbonate and cobalt does an electric car need in total?
  4. Design of badminton scoring device based on 51 single chip microcomputer
  5. Huawei withdraws its opposition to OPPO's European patent
  6. Analysis of Fault Characteristics of Low Voltage Cable Fault Tester
  7. Sichuan should introduce 8th generation OLED production lines to build the largest OLED industrial base in China
  8. What is the magic of the black technology that auto giants are scrambling for?
  9. Centrifugal compressor structure principle_What are the uses of centrifugal compressor
  10. Understanding the working principle of car fans in one article

Technical ResourceMore

  1. Design steps of flyback switching power supply isolation converter
  2. AG6202 PCB design schematic | AG6206 design schematic | AG6206 demoboard reference design circuit
  3. Flyback Handouts
  4. PWM_PFM control circuit of switching power supply
  5. 2018 IC Design Enterprise Written Examination Questions-Goodix
  6. Protues simulation example (8051) - stepper motor.rar
  7. STM32L low power mode wake-up time measurement
  8. Proteus simulation example (AT90X) - ADDC practice program.rar
  9. Altium-Common 3D Package Library (Step) [Common Patch] SL-G.rar
  10. Detailed explanation of 50 typical circuit examples

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2750  2368  1447  1963  2604  56  48  30  40  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号