EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65142F2-800Z

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, FP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size265KB,28 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65142F2-800Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP78, 45.70 X 53.30 MM, 5.30 MM HEIGHT, CERAMIC, FP-78

BU-65142F2-800Z Parametric

Parameter NameAttribute value
MakerData Device Corporation
Parts packaging codeQFP
package instructionQFF,
Contacts78
Reach Compliance Codeunknown
Address bus width11
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL STD 1553B
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CQFP-F78
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeRECTANGULAR
Package formFLATPACK
Certification statusNot Qualified
Maximum seat height5.33 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationQUAD
total dose300k Rad(Si) V
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BU-65142 series*
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BU-65142 Series is a Hi-Rel
radiation tolerent complete dual
redundant MIL-STD-1553 Remote
Terminal Unit (RTU). The device is
based upon two DDC custom ICs,
which includes two monolithic bi-
polar low power transceivers and
one RiCmos protocol containing
data buffers and timing control logic.
It supports all 13 mode codes for dual
redundant operation, any combina-
tion of which can be illegalized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BU-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BU-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its integrated hermetic package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BU-65142 ideal for
MIL-STD-1553 applications requiring
hardware or microprocessor subsys-
tems.
FEATURES
Radiation Tolerant to 300 krad
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Space Qualified
High Reliability Screening
*
(Note:
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
D-RAD
FIGURE 1. BU-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
Some advice on using new testing techniques and instruments
As semiconductor manufacturers move to 65nm technology and look ahead to smaller nodes, serious test challenges are beginning to emerge. Now, process development engineers must abandon the benign worl...
程序天使 Industrial Control Electronics
About the implementation of cycle count of mips64
This is how it is implemented in mips32:#define rdtscl(dest)\__asm__ __volatile__("mfc0 %0, $9; nop":"=r"(dest));But I found that $9 is a 32-bit register, so how to implement 64-bit power-on time?Here...
甘蔗 Embedded System
Ask about TI's frequency synthesizer CDCM7005
I would like to ask, why does the chip CDCM7005 need to be synchronized with a reference clock in order to output a low-jitter clock?I just want to use this chip to drive one clock into four clocks, b...
xryarony Embedded System
Check the 5 major components of the car in winter to analyze the causes and solutions
Question: What are the common reasons and solutions for car failure to start in winter?  Answer: There are several reasons for this situation, including low battery, obstructed gasoline flow, poor wor...
我是琥珀年代 Automotive Electronics
Current status and development of DSP chips (embedded processor comparison)
The first DSP chip was born in the late 1970s. The first generation of DSP chips, represented by AMI's S2811 and Intel's 2920, did not have single-cycle hardware multipliers on the chip. Characteristi...
Jacktang DSP and ARM Processors
Question + Why do people prefer atmega16 when selecting anti-interference models?
Question + Title Why do people prefer atmega16 when selecting anti-interference models? Why do so many people still choose it when it is so expensive?...
Bender521 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2079  569  498  532  2431  42  12  11  49  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号