TPC1010AFN-068C datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> TPC1010AFN-068C

TPC1010AFN-068C: DescriptionFPGA, 295 CLBS, 1200 GATES, 100MHz, PQCC68; CategoryProgrammable logic devices Programmable logic; File Size1MB，36 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

TPC1010AFN-068C Overview

FPGA, 295 CLBS, 1200 GATES, 100MHz, PQCC68

TPC1010AFN-068C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	QCCJ, LDCC68,1.0SQ
Reach Compliance Code	not_compliant
Other features	MAX 57 I/OS; 130 FLIP-FLOPS
maximum clock frequency	100 MHz
Combined latency of CLB-Max	16.632 ns
JESD-30 code	S-PQCC-J68
length	24.2316 mm
Configurable number of logic blocks	295
Equivalent number of gates	1200
Number of entries	57
Number of logical units	295
Output times	57
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
organize	295 CLBS, 1200 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	24.2316 mm

TPC1010AFN-068C Related Products

	TPC1010AFN-068C	TPC1010AFN-068I	TPC1010AFN-044C	TPC1010AFN-044I	TPC1020AFN-084I	TPC1020AFN-084C	TPC1020AFN-068C	TPC1020AFN-068I	TPC1020AFN-044I	TPC1020AFN-044C
Description	FPGA, 295 CLBS, 1200 GATES, 100MHz, PQCC68	FPGA, 295 CLBS, 1200 GATES, 100MHz, PQCC68	IC FPGA, 295 CLBS, 1200 GATES, 100 MHz, PQCC44, Field Programmable Gate Array	FPGA, 295 CLBS, 1200 GATES, 100MHz, PQCC44	IC FPGA, 547 CLBS, 2000 GATES, 100 MHz, PQCC84, Field Programmable Gate Array	FPGA, 547 CLBS, 2000 GATES, 100MHz, PQCC84	FPGA, 547 CLBS, 2000 GATES, 100MHz, PQCC68	FPGA, 547 CLBS, 2000 GATES, 100MHz, PQCC68	FPGA, 547 CLBS, 2000 GATES, 100MHz, PQCC44	FPGA, 547 CLBS, 2000 GATES, 100MHz, PQCC44
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC44,.7SQ	QCCJ, LDCC44,.7SQ	QCCJ, LDCC84,1.2SQ	QCCJ, LDCC84,1.2SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC68,1.0SQ	QCCJ, LDCC44,.7SQ	QCCJ, LDCC44,.7SQ
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
Other features	MAX 57 I/OS; 130 FLIP-FLOPS	MAX 57 I/OS; 130 FLIP-FLOPS	MAX 34 I/OS; 130 FLIP-FLOPS	MAX 34 I/OS; 130 FLIP-FLOPS	MAX 69 I/OS; 273 FLIP-FLOPS	MAX 69 I/OS; 273 FLIP-FLOPS	MAX 57 I/OS; 273 FLIP-FLOPS	MAX 57 I/OS; 273 FLIP-FLOPS	MAX 34 I/OS; 273 FLIP-FLOPS	MAX 34 I/OS; 273 FLIP-FLOPS
Combined latency of CLB-Max	16.632 ns	17.82 ns	16.632 ns	17.82 ns	17.82 ns	16.632 ns	16.632 ns	17.82 ns	17.82 ns	16.632 ns
JESD-30 code	S-PQCC-J68	S-PQCC-J68	S-PQCC-J44	S-PQCC-J44	S-PQCC-J84	S-PQCC-J84	S-PQCC-J68	S-PQCC-J68	S-PQCC-J44	S-PQCC-J44
length	24.2316 mm	24.2316 mm	16.5862 mm	16.5862 mm	29.3116 mm	29.3116 mm	24.2316 mm	24.2316 mm	16.5862 mm	16.5862 mm
Configurable number of logic blocks	295	295	295	295	547	547	547	547	547	547
Equivalent number of gates	1200	1200	1200	1200	2000	2000	2000	2000	2000	2000
Number of entries	57	57	57	57	69	69	69	69	69	69
Number of logical units	295	295	295	295	547	547	547	547	547	547
Output times	57	57	57	57	69	69	69	69	69	69
Number of terminals	68	68	44	44	84	84	68	68	44	44
Maximum operating temperature	70 °C	85 °C	70 °C	85 °C	85 °C	70 °C	70 °C	85 °C	85 °C	70 °C
organize	295 CLBS, 1200 GATES	295 CLBS, 1200 GATES	295 CLBS, 1200 GATES	295 CLBS, 1200 GATES	547 CLBS, 2000 GATES	547 CLBS, 2000 GATES	547 CLBS, 2000 GATES	547 CLBS, 2000 GATES	547 CLBS, 2000 GATES	547 CLBS, 2000 GATES
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ	LDCC68,1.0SQ	LDCC44,.7SQ	LDCC44,.7SQ	LDCC84,1.2SQ	LDCC84,1.2SQ	LDCC68,1.0SQ	LDCC68,1.0SQ	LDCC44,.7SQ	LDCC44,.7SQ
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm	4.57 mm
Maximum supply voltage	5.25 V	5.5 V	5.25 V	5.5 V	5.5 V	5.25 V	5.25 V	5.5 V	5.5 V	5.25 V
Minimum supply voltage	4.75 V	4.5 V	4.75 V	4.5 V	4.5 V	4.75 V	4.75 V	4.5 V	4.5 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL
Terminal form	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND	J BEND
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	24.2316 mm	24.2316 mm	16.5862 mm	16.5862 mm	29.3116 mm	29.3116 mm	24.2316 mm	24.2316 mm	16.5862 mm	16.5862 mm
maximum clock frequency	100 MHz	100 MHz	100 MHz	100 MHz	100 MHz	-	-	100 MHz	100 MHz	100 MHz

Recommended Resources

Schematic diagram of a distributed power supply system

Base bootstrap circuit analysis (b)

X63W universal lifting table milling machine electrical schematic circuit (6) circuit during feed speed change impulse

Current expansion circuit diagram of external transistor

STK461 power amplifier circuit

810E computer motherboard circuit diagram_10

Year-end summary--My 2016: Unconsciously, 2016 has passed. I am still single even though I am a junior. This is a funny fact:Sad:. Hi, even so, with so many single people around, I won't compare myself with those who are not si...; GDW439 Talking

STM32MP157A-DK1 Review - 3. MPU functions: SPI, ADC, I2C: This article continues the previous article on the functions of MPU and evaluates the three peripherals SPI, ADC and I2C.SPIThe SPI part of ST 's official WIKI document is still being improved. It sho...; freebsder Special Edition for Assessment Centres

Stepper motor with brake: Our company has recently launched a series of stepper motors with brakes , which are mainly suitable for vertical motion transmission. The brake only needs to be connected to 12~24VDC . When the stepp...; trinamic Industrial Control Electronics

Share: Working principle of pulse electronic fence system: The output end of the electronic fence system host generates a high-voltage pulse signal and transmits it to the front fence. After the front fence forms a loop, the signal is transmitted back to the ...; banana Industrial Control Electronics

IAR development lm3s full series tutorial three: IAR development lm3s full series tutorial three...; yuhua8688 Microcontroller MCU

ST MEMS Creative Competition Post 2 - Project Introduction and Planning: The title of this creative project is: Robotic arm gesture tracking and voice control system design According to the plan, the content to be shared this week should be: setting up the development envi...; 传媒学子 ST MEMS Sensor Creative Design Competition

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components