EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT74FCT810BTEG

Description
Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CDFP20, CERPACK-20
Categorylogic    logic   
File Size132KB,6 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

IDT74FCT810BTEG Overview

Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CDFP20, CERPACK-20

IDT74FCT810BTEG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeDFP
package instructionDFP,
Contacts20
Reach Compliance Codecompliant
Other featuresONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1.2NS
seriesFCT
Input adjustmentSCHMITT TRIGGER
JESD-30 codeR-GDFP-F20
JESD-609 codee3
Load capacitance (CL)50 pF
Logic integrated circuit typeLOW SKEW CLOCK DRIVER
Number of functions1
Number of inverted outputs5
Number of terminals20
Actual output times5
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)4.5 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.7 ns
Maximum seat height2.3368 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width6.92 mm

IDT74FCT810BTEG Related Products

IDT74FCT810BTEG IDT74FCT810CTDG IDT74FCT810CTLG IDT74FCT810BTDG IDT74FCT810BTLG IDT74FCT810CTEG
Description Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CDFP20, CERPACK-20 Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CDIP20, CERDIP-20 Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CQCC20, LCC-20 Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CDIP20, CERDIP-20 Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CQCC20, LCC-20 Low Skew Clock Driver, FCT Series, 5 True Output(s), 5 Inverted Output(s), CMOS, CDFP20, CERPACK-20
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code DFP DIP QLCC DIP QLCC DFP
package instruction DFP, DIP, QCCN, DIP, QCCN, DFP,
Contacts 20 20 20 20 20 20
Reach Compliance Code compliant compliant compliant compliant compliant compliant
Other features ONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1.2NS ONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1NS ONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1NS ONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1.2NS ONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1.2NS ONE BANK WITH ALL TRUE OUTPUTS & OTHER WITH ALL INVERTED OUTPUTS; MAX PART TO PART SKEW = 1NS
series FCT FCT FCT FCT FCT FCT
Input adjustment SCHMITT TRIGGER SCHMITT TRIGGER SCHMITT TRIGGER SCHMITT TRIGGER SCHMITT TRIGGER SCHMITT TRIGGER
JESD-30 code R-GDFP-F20 R-GDIP-T20 S-CQCC-N20 R-GDIP-T20 S-CQCC-N20 R-GDFP-F20
JESD-609 code e3 e3 e3 e3 e3 e3
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER LOW SKEW CLOCK DRIVER
Number of functions 1 1 1 1 1 1
Number of inverted outputs 5 5 5 5 5 5
Number of terminals 20 20 20 20 20 20
Actual output times 5 5 5 5 5 5
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED
encapsulated code DFP DIP QCCN DIP QCCN DFP
Package shape RECTANGULAR RECTANGULAR SQUARE RECTANGULAR SQUARE RECTANGULAR
Package form FLATPACK IN-LINE CHIP CARRIER IN-LINE CHIP CARRIER FLATPACK
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260
propagation delay (tpd) 4.5 ns 4.3 ns 4.3 ns 4.5 ns 4.5 ns 4.3 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.7 ns 0.6 ns 0.6 ns 0.7 ns 0.7 ns 0.6 ns
Maximum seat height 2.3368 mm 5.08 mm 2.54 mm 5.08 mm 2.54 mm 2.3368 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES NO YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn)
Terminal form FLAT THROUGH-HOLE NO LEAD THROUGH-HOLE NO LEAD FLAT
Terminal pitch 1.27 mm 2.54 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL QUAD DUAL QUAD DUAL
Maximum time at peak reflow temperature 30 40 30 40 30 30
width 6.92 mm 7.62 mm 8.89 mm 7.62 mm 8.89 mm 6.92 mm
length - 25.34 mm 8.89 mm 25.34 mm 8.89 mm -
Eight-channel D/A data output board
HY-6031 Eight-channel D/A data output board [ Introduction ]  The HY-6031 board is an eight-channel D/A board compatible with the IBM-PC XT/AT bus. [ Performance ] ·8-channel analog current/voltage ou...
fighting Analog electronics
Newbie DSP Questions
What models and types of DSP chips are used in digital mixing consoles? For example, are they fixed-point or floating-point? How many bits are there? I hope the experts can give me some advice....
ILLTT DSP and ARM Processors
PDF - A Leap Forward in Power Management Technology
PDF - A leap forward in power management technology! How was this post? ? Leave your comments....
雪山飞狐 Power technology
ST BLUEMICROSYSTEM Trial [ST Theme Month]
[i=s]This post was last edited by lb8820265 on 2016-11-19 22:42[/i] [align=left][size=3][font=宋体]Upward picture:[/font][/size][/align][align=center][size=3][/size][/align][align=left][size=3] ST[font=...
lb8820265 stm32/stm8
TI Sitara AM18 Series Introduction - Compilation
Sitara has a powerful HMI, and the HMI device includes hardware and software. The software here is the configuration software, and the hardware I am more concerned about is its serial port and Etherne...
amyuyang DSP and ARM Processors
What is jitter and phase noise?
What is jitter and phase noise?Jitter reflects the time deviation of a digital signal from its ideal position. The bit period of high-frequency digital signals is very short, usually in the hundreds o...
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1805  696  248  577  2124  37  14  5  12  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号