EEWORLDEEWORLDEEWORLD

Part Number

Search

MCFRFTDV1500

Description
RESISTOR MELF 150R 1% 0.25W
File Size3MB,13 Pages
ManufacturerMulticomp
Download Datasheet View All

MCFRFTDV1500 Overview

RESISTOR MELF 150R 1% 0.25W

Metal Film Precision Resistors
CSR Series
Features
• 
• 
• 
• 
Excellent overall stability
Tight tolerance down to ±0.1%
Extremely low TCR down to ±10 PPM/°C
High power rating up to 1 Watts
Applications
• 
• 
• 
• 
Automotive
Telecommunication
Medical Equipment
Measurement / Testing Equipment
Construction
1
2
3
Insulation Coating
Trimming Line
Ceramic Road
4
5
6
Electrode Cap (Fe, Cu, Sn)
Resistor Layer
Marking
Dimensions
Type
MCFRBTNV 
MCFRFTDV
MCFRFTDU
L
3.50 ±0.2
5.90 ±0.2
ΦD
1.40 ±0.15
2.20 ±0.20
K
min.
0.5
0.5
Weight
(g)
(1,000pcs)
18.7
80.9
Packaging
180mm (7″)
3,000EA
2,000EA
Dimensions: mm
Derating Curve
www.element14.com
www.farnell.com
www.newark.com
Page <1>
14/05/12
V1.0
USB HOST does not load the file system?
I'll post another thread to make sure I understand this problem. To summarize the problem: I use the OTG driver, and now I directly connect the ID pin of the otg interface to the ground, and make corr...
exact0755 Embedded System
2440 development board + 7-inch LCD, the touch screen cannot be calibrated.
I just searched online and found that many netizens have encountered the same problem, which is mainly manifested as "when the touch screen is pressed and held, the area under the pen has a box that k...
hxje_12 Embedded System
How to achieve signal delay (rising edge is synchronous, but falling edge is delayed by several clocks)?
解决方法:PROC_ADJ_VSYNCS: process (CLK_IN,CLK)--可实现信号线延时variable VAR_VSYNC_CNT: std_logic_vector(3 downto 0):= "0000";constant CONST_VSYNC_CNT_MAX: std_logic_vector(3 downto 0):= "1100";beginif CLK_IN='1'...
eeleader FPGA/CPLD
A temperature tester based on FM20L08
[b]1 Introduction[/b] High temperature tester is mainly used for temperature tracking measurement and data acquisition during heating process. Through systematic analysis of test data, the temperature...
Test/Measurement
Extensive use of logic results in inability to communicate at high speed
Please ask the experts:The EP3C55 I use uses TTL to LVDS for external interface and TTL for internal output The external clock rate is 160M. I originally had several FPGA programs in different modes, ...
chenbinwy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 738  559  541  691  4  15  12  11  14  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号