EEWORLDEEWORLDEEWORLD

Part Number

Search

ABMM-FREQ-S-R080-C-2-W-T

Description
Series - 3Rd Overtone Quartz Crystal, 33MHz Min, 125MHz Max, ROHS COMPLIANT, CERAMIC PACKAGE-4
CategoryPassive components    Crystal/resonator   
File Size183KB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ABMM-FREQ-S-R080-C-2-W-T Overview

Series - 3Rd Overtone Quartz Crystal, 33MHz Min, 125MHz Max, ROHS COMPLIANT, CERAMIC PACKAGE-4

ABMM-FREQ-S-R080-C-2-W-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
package instructionROHS COMPLIANT, CERAMIC PACKAGE-4
Reach Compliance Codecompliant
Other featuresAT CUT CRYSTAL; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - 3RD OVERTONE
Drive level100 µW
frequency stability0.0025%
frequency tolerance20 ppm
JESD-609 codee4
Manufacturer's serial numberABMM
Installation featuresSURFACE MOUNT
Maximum operating frequency125 MHz
Minimum operating frequency33 MHz
Maximum operating temperature70 °C
Minimum operating temperature-30 °C
physical sizeL7.0XB5.0XH1.3 (mm)/L0.276XB0.197XH0.051 (inch)
Series resistance80 Ω
surface mountYES
Terminal surfaceSilver (Ag)
CERAMIC SURFACE MOUNT MICROPROCESSOR CRYSTAL
ABMM
FEATURES:
• Suitable for reflow
• Low in height - suitable for thin equipment
• AT-strip cut offers a tight tolerance & stability
APPLICATIONS:
• Computers, Modems, Microprocessors
• Communication, Test equipment
• PCMCIA
Pb
RoHS
Compliant
7.0 x 5.0 x 1.3 mm
| | | | | | | | | | | | | | |
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency Range
Operation Mode
ABMM
6.0 MHz to 125 MHz
AT (see option)
Fundamental 6.0 MHz - 33.0 MHz
Third-Overtone for F ~ 33.01 MHz - 125 MHz
- 10°C to + 60°C (see options)
- 40°C to + 85°C
± 50 ppm max. (see options)
± 50 ppm max. (see Table 1); ± 100 ppm @
-10 °C to + 60° C for Fundamental BT
See Table 1
7pF max.
18pF (see options)
500μW max., 100μW typical
± 5ppm max.
500MW min at 100Vdc ± 15V
TABLE 1
Frequency (MHz)
6.000 - 11.999(Fund)
12.000 - 20.000(Fund)
20.000 - 33.000(Fund)
33.000 - 125.00(3rd O/T)
Ω
ESR (Ω)
70
50
40
80
Operating Temperature
Storage Temperature
Frequency Tolerance at +25°C
Frequency Stability over the
Operating Temp. (Ref to +25°C)
Equivalent Series Resistance
Shunt Capacitance C
0
Load Capacitance C
L
Drive Level
Aging at 25°C Per Year
Insulation Resistance
OPTIONS & PART IDENTIFICATION:
(Left blank if standard)
ABMM - Frequency -
Frequency
XX.XXXX MHz
-R
-
-
-
-
-
Packaging
Blank
Bulk
Load Capacitance
Please specify CL in pF or
S for Series
Freq. Tolerance
1
± 10 ppm max.
7
± 15 ppm max.
2
± 20 ppm max.
3
± 25 ppm max.
4
± 30 ppm max.
T
Tape & Reel
Mode
F
FB
Fund.AT>=33MHz
Fund BT*
(*) Note: ±100ppm max stability
ESR
RXXX (Value in
Ω
)
from -10ºC to +60ºC only.
Operating Temp.
E
0°C ~ +70°C
B
-20°C ~ +70°C
C
-30°C ~ +70°C
N
-30°C ~ +85°C
D
-40°C ~ +85°C
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Freq. Stability
U
± 10 ppm max.
G
± 15 ppm max.
X
± 20 ppm max.
W
± 25 ppm max.
Y
± 30 ppm max.
H
± 35 ppm max.
Revised: 05.24.07
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Can anyone explain why the value is set like this? Thank you!!! (marked in red)
#include "hall.h" unsigned char FaultF=0;//fault flagunsigned char Run_dir=1;//running direction, 0-1 oppositeunsigned char bHallStartStep; unsigned int OutPwmValue=0; unsigned char bHallSteps[2][8]={...
KCP stm32/stm8
Can G2553 accurately time to microseconds?
1. Can G2553 accurately time the device to the microsecond? What can I do? How to debug the precise timing problem of DS18B20???...
xiaohengyan Microcontroller MCU
Source synchronous timing issues
Many ASIC peripherals now use DDR (II) SDRAM (SRAM). Due to the high data transmission rate, data signals are basically source synchronous. Many timing materials believe that there is no length limit ...
eeleader FPGA/CPLD
Digitally controlled power supply using DSP for secondary voltage regulation
[[i] This post was last edited by lrz123 on 2011-10-25 10:48[/i]]...
lrz123 DIY/Open Source Hardware
About the digital tube display problem
I have been using FPGA to make a digital clock these days, using six digital tubes for display. I used a 20M crystal oscillator and divided it to get a 1KHZ signal, and used this signal to scan the bi...
gavin_8724 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 680  2569  384  1016  1313  14  52  8  21  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号