SN74AUP1G126DCKT datasheet, PDF

Datasheet> All Categories > logic> logic> SN74AUP1G126DCKT

SN74AUP1G126DCKT: DescriptionLow-Power Single Bus Buffer Gate with 3-State Output 5-SC70 -40 to 85; Categorylogic logic; File Size3MB，50 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74AUP1G126DCKT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AUP1G126DCKT	-	-	View	Buy Now

SN74AUP1G126DCKT Overview

Low-Power Single Bus Buffer Gate with 3-State Output 5-SC70 -40 to 85

SN74AUP1G126DCKT Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SC-70, 5 PIN
Contacts	5
Reach Compliance Code	compliant
Factory Lead Time	1 week
Is Samacsys	N
Control type	ENABLE HIGH
Counting direction	UNIDIRECTIONAL
series	AUP/ULP/V
JESD-30 code	R-PDSO-G5
JESD-609 code	e4
length	2 mm
Load capacitance (CL)	30 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of digits	1
Number of functions	1
Number of ports	2
Number of terminals	5
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP5/6,.08
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	1.2/3.3 V
Prop。Delay @ Nom-Sup	21.4 ns
propagation delay (tpd)	21.4 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	0.8 V
Nominal supply voltage (Vsup)	1.2 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1.25 mm
Base Number Matches	1

SN74AUP1G126DCKT Related Products

	SN74AUP1G126DCKT	SN74AUP1G126YZPR	SN74AUP1G126DRLR	SN74AUP1G126DCKR	SN74AUP1G126DBVR	SN74AUP1G126DBVT	74AUP1G126DRLRG4	SN74AUP1G126YFPR	SN74AUP1G126DRYR	SN74AUP1G126DSFR
Description	Low-Power Single Bus Buffer Gate with 3-State Output 5-SC70 -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 5-DSBGA -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 5-SOT-5X3 -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 5-SC70 -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 5-SOT-23 -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 5-SOT-23 -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 5-SOT-5X3 -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 6-DSBGA	Low-Power Single Bus Buffer Gate with 3-State Output 6-SON -40 to 85	Low-Power Single Bus Buffer Gate with 3-State Output 6-SON -40 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	SOIC	BGA	SOIC	SOIC	SOT-23	SOT-23	SOIC	BGA	SON	SON
package instruction	SC-70, 5 PIN	DSBGA-5	SOP-5	SC-70, 5 PIN	SOT-23, 5 PIN	SOT-23, 5 PIN	SOP-5	DSBGA-5	SON-6	SON-6
Contacts	5	5	5	5	5	5	5	5	6	6
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
Factory Lead Time	1 week	1 week	1 week	1 week	1 week	1 week	6 weeks	1 week	1 week	6 weeks
Control type	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH	ENABLE HIGH
Counting direction	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL	UNIDIRECTIONAL
series	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V
JESD-30 code	R-PDSO-G5	R-XBGA-B5	R-PDSO-F5	R-PDSO-G5	R-PDSO-G5	R-PDSO-G5	R-PDSO-F5	R-XBGA-B5	R-PDSO-G6	S-PDSO-G6
JESD-609 code	e4	e1	e4	e4	e4	e4	e4	e1	e4	e4
length	2 mm	1.4 mm	1.6 mm	2 mm	2.9 mm	2.9 mm	1.6 mm	1.17 mm	1.45 mm	1 mm
Load capacitance (CL)	30 pF	30 pF	30 pF	30 pF	30 pF	30 pF	30 pF	30 pF	30 pF	30 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A	0.004 A
Humidity sensitivity level	1	1	1	1	1	1	1	1	1	1
Number of digits	1	1	1	1	1	1	1	1	1	1
Number of functions	1	1	1	1	1	1	1	1	1	1
Number of ports	2	2	2	2	2	2	2	2	2	2
Number of terminals	5	5	5	5	5	5	5	5	6	6
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	UNSPECIFIED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	VFBGA	VSOF	TSSOP	LSSOP	LSSOP	VSOF	VFBGA	VSSOP	VSSOP
Encapsulate equivalent code	TSSOP5/6,.08	BGA5,2X3,20	FL6,.047,20	TSSOP5/6,.08	TSOP5/6,.11,37	TSOP5/6,.11,37	FL6,.047,20	BGA6,2X3,16	SOLCC6,.04,20	SOLCC6,.04,14
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	SMALL OUTLINE, VERY THIN PROFILE	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
method of packing	TR	TR	TR	TR	TR	TR	TR	TR	TR	TR
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	260	260	260	260
power supply	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V	1.2/3.3 V
Prop。Delay @ Nom-Sup	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns
propagation delay (tpd)	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns	21.4 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.1 mm	0.5 mm	0.6 mm	1.1 mm	1.45 mm	1.45 mm	0.6 mm	0.5 mm	0.6 mm	0.4 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V	0.8 V
Nominal supply voltage (Vsup)	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V	1.2 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Silver/Copper (Sn/Ag/Cu)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Tin/Silver/Copper (Sn/Ag/Cu)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	BALL	FLAT	GULL WING	GULL WING	GULL WING	FLAT	BALL	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.5 mm	0.5 mm	0.65 mm	0.95 mm	0.95 mm	0.5 mm	0.4 mm	0.5 mm	0.35 mm
Terminal location	DUAL	BOTTOM	DUAL	DUAL	DUAL	DUAL	DUAL	BOTTOM	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	1.25 mm	0.9 mm	1.2 mm	1.25 mm	1.6 mm	1.6 mm	1.2 mm	0.77 mm	1 mm	1 mm
Base Number Matches	1	1	1	1	1	1	1	1	1	1
Is Samacsys	N	N	N	N	N	N	-	N	N	N
ECCN code	-	EAR99	EAR99	EAR99	EAR99	-	-	EAR99	EAR99	EAR99

Recommended Resources

Several improved sawtooth wave generator circuits-complementary self-excited circuit

Touch type anti-theft alarm circuit 2

Temperature measuring circuit with distance transmitter

Inclination sensor thermal wire circuit diagram c

Voice control to send out happy birthday song circuit diagram

Refrigerator automatic deodorizer circuit

Update pyboard firmware using STM32CubeProgrammer: In the past, when updating the pyboard (STM32) firmware, ST's Dfuse software was usually used under Windows. However, Dfuse software is no longer updated and can only be run under Windows system, whic...; dcexpert MicroPython Open Source section

Recommended books on embedded development (IV) --- Principles of embedded computer system design: [align=center][size=5][b]Principles of Embedded Computer System Design[/b][/size][/align] [align=left][size=4]With the rapid development of electronic technology, for electronic engineers, there are v...; tiankai001 Download Centre

NIOS II development learning experience and methods: The popularity of FPGA applications and the flexibility of NIOS II system have attracted more and more people to learn and use it. We are very happy and encouraged. The forum has become a place for co...; fengfeng FPGA/CPLD

nrf2401 suddenly broke down. Please help me if you encounter this problem.: It's like this. After I successfully debugged nrf2401, I accidentally removed the VCC power line of nrf2401 at the receiving end. After I connected VCC, the successful experimental phenomenon disappea...; wanyisq Microcontroller MCU

How to enhance the anti-static ESD function of PCB copy board: In the design of PCB boards, the anti-ESD design of PCBs can be achieved through layering, proper layout and installation. In the design process, most design modifications can be limited to adding or ...; yuandayuan6999 PCB Design

I used FPGA to detect temperature with DHT11, but why did it report an error when running?: I originally planned to use FPGA to write a small function to detect the temperature with DHT11 and display it. After writing it, the program reported an error and I couldn’t find out why it was wrong...; chibizhentan FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components